欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC25C25EPE 参数 Datasheet PDF下载

TC25C25EPE图片预览
型号: TC25C25EPE
PDF下载: 下载PDF文件 查看货源
内容描述: BICMOS PWM控制器 [BICMOS PWM CONTROLLERS]
分类和应用: 光电二极管信息通信管理控制器
文件页数/大小: 7 页 / 88 K
品牌: TELCOM [ TELCOM SEMICONDUCTOR, INC ]
 浏览型号TC25C25EPE的Datasheet PDF文件第1页浏览型号TC25C25EPE的Datasheet PDF文件第2页浏览型号TC25C25EPE的Datasheet PDF文件第3页浏览型号TC25C25EPE的Datasheet PDF文件第4页浏览型号TC25C25EPE的Datasheet PDF文件第6页浏览型号TC25C25EPE的Datasheet PDF文件第7页  
BICMOS PWM CONTROLLERS
TC25C25
TC35C25
OUTPUT SECTION
The output stage of the TC35C25 is comprised of two
pairs of complimentary CMOS drivers operating in a push-
pull mode. Each output is capable of sinking or sourcing
nearly 500mA of peak current. They are also capable of
absorbing just as much "kick-back" current without latching.
1
OSCILLATOR SYNCHRONIZATION WITH
SEPARATE RC TIMER
Synchronization can also be done by having a separate
RC timing circuit on the slave oscillator that is slightly lower
frequency than the master oscillator. The sync input will not
be in a high impedance state so the number of slave
oscillators is limited. This method of synchronization is
useful when slave oscillator is located in a different location.
When a separate RC timer is used in the slave controller,
ground loop noise pickup in the oscillator is minimized.
2
3
4
SOFT START
A soft restart recovery rate may be selected by placing
a capacitor from SOFT START (pin 8) to ground. The
calculation for the recovery timing is approximately 60 msec/
µF.
SOFT START will mediate the start-up from under
voltage recovery, power-on, or SHUTDOWN.
6
RT
RT
TCx5C25
MASTER
OSC OUT
4
SHUTDOWN
There is a minimum delay, non-latching shutdown fea-
ture on the TC35C25 PWM controller. Both outputs may be
turned off by applying a positive voltage to SHUTDOWN (pin
10). Typical shutdown threshold is 2.4V. Returning the pin
back to ground will reinitialize the soft start cycle.
5 C
T
CT
GND
12
6
3
RT
VREF
SYNC
SLAVE
RT
5 C
T
CT
TCx5C25
GND
12
OSCILLATOR SECTION
A tri-state feature has been added to accommodate
systems which require multiple controllers to be run in a
"master/slave" configuration. The timing resistor pin (R
T
, pin
6) may be tied to V
REF
to place the sync pin (SYNC, pin 3)
in a high impedance state. This will allow the chip to be
clocked from an external source.
The sync output (OSC OUT, pin 4) of the TC35C25 can
drive several sync inputs configured in this manner.
5
6
7
SLAVE TC > MASTER TC
OSCILLATOR SYNCHRONIZATION
Synchronization of two TC35C25's can be done by
making one PWM Controller as the master oscillator to
synchronize the slave as follows:
6
RT
5 C
T
CT
GND
12
RT
TCx5C25
OSC OUT
4
MASTER
16
6
RT
VREF
3
SYNC
SLAVE
TCx5C25
5 C
T
GND
12
8
4-115
TELCOM SEMICONDUCTOR, INC.