欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS83C51U2 参数 Datasheet PDF下载

TS83C51U2图片预览
型号: TS83C51U2
PDF下载: 下载PDF文件 查看货源
内容描述: 双UART 8位CMOS微控制器, 0-60兆赫 [Double UART 8-bit CMOS Microcontroller, 0-60 MHz]
分类和应用: 微控制器
文件页数/大小: 67 页 / 317 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号TS83C51U2的Datasheet PDF文件第2页浏览型号TS83C51U2的Datasheet PDF文件第3页浏览型号TS83C51U2的Datasheet PDF文件第4页浏览型号TS83C51U2的Datasheet PDF文件第5页浏览型号TS83C51U2的Datasheet PDF文件第6页浏览型号TS83C51U2的Datasheet PDF文件第7页浏览型号TS83C51U2的Datasheet PDF文件第8页浏览型号TS83C51U2的Datasheet PDF文件第9页  
TS80C51U2
TS83C51U2
TS87C51U2
Double UART 8-bit CMOS Microcontroller, 0-60 MHz
1. Description
TEMIC TS80C51U2 is high performance CMOS ROM,
OTP and EPROM versions of the 80C51 CMOS single
chip 8-bit microcontroller.
The TS80C51U2 retains all features of the TEMIC
80C51 with extended ROM/EPROM capacity (16
Kbytes), 256 bytes of internal RAM, a 7-source , 4-level
interrupt system, an on-chip oscilator and three timer/
counters.
In addition, the TS80C51U2 has a second UART,
enhanced functions on both UART, enhanced timer 2,
a hardware watchdog timer, a dual data pointer, a baud
rate generator and a X2 speed improvement mechanism.
The fully static design of the TS80C51U2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C51U2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
2. Features
q
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports
Three 16-bit timer/counters
256 bytes scratchpad RAM
q
q
Asynchronous port reset
Interrupt Structure with
7 Interrupt sources
4 level priority interrupt system
q
Full duplex Enhanced UARTs
Framing error detection
Automatic address recognition
q
High-Speed Architecture
40 MHz @ 5V, 30MHz @ 3V
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
q
q
Low EMI (inhibit ALE)
Power Control modes
Idle mode
Power-down mode
Power-off Flag
q
q
q
q
q
second UART
Baud Rate Generator
Dual Data Pointer
On-chip ROM/EPROM (16K-bytes)
Programmable Clock Out and Up/Down Timer/
Counter 2
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
q
q
q
Once mode (On-chip Emulation)
Power supply: 4.5-5.5V, 2.7-5.5V
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44
(window), CDIL40 (window)
q
q
3. The second UART
In this document, UART_0 will make reference to the
first UART (present in all TEMIC Semiconductors C51
derivatives) and UART_1 will make reference to the
second UART, only present in the TS80C51U2 part.
The second UART (UART_1) can be seen as an alternate
function of Port 1 (P1.2 or P1.6 for RXD1 and P1.3 or
P1.7 for TXD1) or can be connected to (pin6 or pin12)
Rev. C - Aug. 24, 1999
1