欢迎访问ic37.com |
会员登录 免费注册
发布采购

TSC80251G2D-24CB 参数 Datasheet PDF下载

TSC80251G2D-24CB图片预览
型号: TSC80251G2D-24CB
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器,串行通信接口 [8/16-bit Microcontroller with Serial Communication Interfaces]
分类和应用: 微控制器外围集成电路异步传输模式ATM通信时钟
文件页数/大小: 63 页 / 813 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号TSC80251G2D-24CB的Datasheet PDF文件第3页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第4页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第5页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第6页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第8页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第9页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第10页浏览型号TSC80251G2D-24CB的Datasheet PDF文件第11页  
TSC80251G2D
Signal
Name
P1.0:7
Type
I/O
Description
Port 1
P1 is an 8-bit bidirectional I/O port with internal pull-ups. P1 provides interrupt capability
for a keyboard interface.
Port 2
P2 is an 8-bit bidirectional I/O port with internal pull-ups.
Port 3
P3 is an 8-bit bidirectional I/O port with internal pull-ups.
Programming Pulse input
The programming pulse is applied to this input for programming the on-chip EPROM/
OTPROM.
Program Store Enable/Read signal output
PSEN# is asserted for a memory address range that depends on bits RD0 and RD1 in
UCONFIG0 byte (see Table 13, Page 15).
Alternate
Function
P2.0:7
P3.0:7
PROG#
I/O
I/O
I
A15:8
PSEN#
O
RD#
O
Read or 17
th
Address Bit (A16)
P3.7
Read signal output to external data memory depending on the values of bits RD0 and RD1
in UCONFIG0 byte (see Table 13, Page 15).
Reset input to the chip
Holding this pin high for 64 oscillator periods while the oscillator is running resets the device.
The Port pins are driven to their reset conditions when a voltage greater than V
IH1
is applied,
whether or not the oscillator is running.
This pin has an internal pull-down resistor which allows the device to be reset by connecting
a capacitor between this pin and VDD.
Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal
operation.
Receive Serial Data
P3.0
RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1,
2 and 3.
I
2
C Serial Clock
P1.6
When I
2
C controller is in master mode, SCL outputs the serial clock to slave peripherals.
When I
2
C controller is in slave mode, SCL receives clock from the master controller.
SPI Serial Clock
P1.6
When SPI is in master mode, SCK outputs clock to the slave peripheral. When SPI is in
slave mode, SCK receives clock from the master controller.
I
2
C Serial Data
SDA is the bidirectional I
2
C data line.
SPI Slave Select Input
When in Slave mode, SS# enables the slave mode.
Timer 1:0 External Clock Inputs
When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.
Timer 2 Clock Input/Output
P1.0
For the timer 2 capture mode, T2 is the external clock input. For the Timer 2 clock-out mode,
T2 is the clock output.
Timer 2 External Input
P1.1
In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-
reload mode, a falling edge causes the timer 2 register to be reloaded. In the up-down counter
mode, this signal determines the count direction: 1= up, 0= down.
Transmit Serial Data
P3.1
TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O modes 1,
2 and 3.
Digital Supply Voltage
Connect this pin to +5V or +3V supply voltage.
Programming Supply Voltage
The programming supply voltage is applied to this input for programming the on-chip EPROM/
OTPROM.
P1.7
P1.4
RST
I
RXD
I/O
SCL
I/O
SCK
I/O
SDA
SS#
T1:0
T2
I/O
I
I/O
I/O
T2EX
I
TXD
O
VDD
VPP
PWR
I
Rev. A - May 7, 1999
7