欢迎访问ic37.com |
会员登录 免费注册
发布采购

U2782B 参数 Datasheet PDF下载

U2782B图片预览
型号: U2782B
PDF下载: 下载PDF文件 查看货源
内容描述: 1100 MHz的双PLL [1100 MHz Twin PLL]
分类和应用:
文件页数/大小: 10 页 / 152 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号U2782B的Datasheet PDF文件第2页浏览型号U2782B的Datasheet PDF文件第3页浏览型号U2782B的Datasheet PDF文件第4页浏览型号U2782B的Datasheet PDF文件第5页浏览型号U2782B的Datasheet PDF文件第6页浏览型号U2782B的Datasheet PDF文件第7页浏览型号U2782B的Datasheet PDF文件第8页浏览型号U2782B的Datasheet PDF文件第9页  
U2782B
1100 MHz Twin PLL
Description
The IC U2782B is a low power twin PLL manufactured
with TEMIC’s advanced UHF process. The maximum
operating frequency is 1100 MHz for both PLLs.
It features a wide supply voltage range from 2.7 to 5.5 V.
Prescaler 64/65 and power down function for both PLL’s
is integrated. Applications are CT1, IS54, JDC etc.
Electrostatic sensitive device.
Observe precautions for handling.
Features
D
Very low current consumption (typical 3 V/11 mA)
D
Supply voltage range 2.7 to 5.5 V
D
Maximum input frequency: 1100 for both PLLs
D
2 pins for separate power down functions
D
Output for PLL lock status
D
Prescaler 64/65 for both inputs
D
SSO20 package
D
ESD protected according to MIL-STD 833
method 3015 cl.2
Benefits
D
Low current consumption leads to extended talk time
D
Twin PLL saves costs and space
D
One foot print for all TEMIC twin PLL’s saves design-
in time
Block Diagram
1
V
S
analog
V
S
digital
DGND
AGND
OSCi
OSCo
4
2
6
15
7
8
Oscillator
Control functions
16 bit latch
Lock
select
10
Lock Port2
Ports
Power
down Test
9
14
20
5I/Port 0
HPD1/Port1
HPD2/Port4
Port3
on / off
divide by 2
12 bit latch 1
12 bit reference divider 1
17 bit latch 1
Phase
detector 1
Charge
pump 1
3
17
CP1
V
Scp
RFi1
5
64 / 65 Prescaler 1
17 bit main divider 1
Clock
Data
Enable
11
3 bit
12
13
Load control
17 bit
Shift register
Pump
bias
19
Iset
12 bit latch 2
12 bit reference divider 2
17 bit latch 2
Phase
detector 2
Charge
pump 2
18
94 8916
CP2
RFi2
16
64 / 65 Prescaler 2
17 bit main divider 2
Figure 1.
TELEFUNKEN Semiconductors
Rev. A4, 17-Oct-97
1 (10)