VREF
IA
VA
IB
VB
IC
VC
∆Σ
ADC
CONVERTER
MUX
V3P3A
-
+
PULSEW
PULSER
V3P3A
GNDA
GNDA
GNDD
VOLT
REG
21
GNDD
GNDD
V2P5
2.5V to logic
V3P3D
VX
TEMP
VREF
VREF
MUXSYNC
VBIAS
(1.5V)
CALCULATIONS
SSI INTERFACE
OUTPUT VALUES:
Whr (A, B, C)
VARhr (A, B, C)
VAhr (A, B, C)
Vrms (A, B, C)
Irms (A, B, C)
Iphase (A, B, C)
Frequency (Selected Phase)
Temperature
SYSTEM CLOCKS
SSCLK
SSDATA
SFR
SRDY
CK_GEN
ALARMS:
Voltage Sag (A, B, C)
Zero Cross (Selected Phase)
Over-Voltage (All)
Over-Current (All)
D0-D7 State Change
BATTERY BACKUP
OSC
(32KHz)
CKTEST
XIN
XOUT
RTC
VBAT
PULSE4
PULSE3
PULSE_INIT
BAUDRATE
TX
UART
RX
D0
D1
D2
D3
Change of State
(D0...D7)
I/O CONTROL
D4
D5
D6
D7
MISC
CONTROL
DATA
RAM
IRQZ
TEST
VFLT
FAULT DETECT
VX
RESERVED
64 PINS -- 64 TQFP
RESETZ
March 3, 2008
VBIAS
(1.5V)
V3P3
GNDD
TMUXOUT
Figure 2: IC Functional Block Diagram
ELECTRICAL SPECIFICATIONS
Page: 2 of 60
© 2005−2011 Teridian Semiconductor Corporation
1.6
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
