欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S8009C 参数 Datasheet PDF下载

73S8009C图片预览
型号: 73S8009C
PDF下载: 下载PDF文件 查看货源
内容描述: 多功能电源管理和智能卡接口IC [Versatile Power Management and Smart Card Interface IC]
分类和应用:
文件页数/大小: 33 页 / 351 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S8009C的Datasheet PDF文件第17页浏览型号73S8009C的Datasheet PDF文件第18页浏览型号73S8009C的Datasheet PDF文件第19页浏览型号73S8009C的Datasheet PDF文件第20页浏览型号73S8009C的Datasheet PDF文件第22页浏览型号73S8009C的Datasheet PDF文件第23页浏览型号73S8009C的Datasheet PDF文件第24页浏览型号73S8009C的Datasheet PDF文件第25页  
DS_8009C_025
73S8009C Data Sheet
3.6
Activation and De-activation Sequence
The host controller is fully responsible for the activation sequencing of the smart card signals CLK, RST,
I/O, AUX1 and AUX2. All these signals are held low by the 73S8009C when the card is in the de-
activated state. Upon card activation (the fall of
CMDVCC
(#/%)), all the signals are held low by the
73S8009C until RDY goes high. The host should set the signals RSTIN, I/OUC, CLKIN, AUX1UC and
AUX2UC low prior to activating the card and allow RDY to go high before transitioning any of these
signals. In order to initiate activation, the card must be present and
OFF
must be high.
At t1 (500us), if RDY=0 or overcurrent, circuit will de-activate (safety feature)
CMDVCC5 or CMDVCC3
VCC
I/OUC
I/O
RDY
RSTIN
RST
CLKIN
CLK
CLK=CLKIN if RDY=1
Ignored
Ignored
RST = RSTIN if RDY=1
Ignored
I/O = I/OUC if RDY=1
t1
VCC valid
I/O, AUX1, AUX2, CLK, RST are held LOW until RDY = 1 and CMDVCCx = 0
Figure 6: Activation Sequence
Deactivation is initiated either by the system controller by setting both
CMDVCC
(#/%) high, or
automatically in the event of hardware faults or assertion of the OFF_ACK signal. Hardware faults are
over-current, under-voltage, and card extraction during the session. The host can manage the I/O
signals, CLKIN, RSTIN, and
CMDVCC
(#/%) to create other de-activation sequences for non-emergency
situations.
The following steps show the deactivation sequence and the timing of the card control signals when the
system controller sets the CMDVCC(x)B high:
1.
2.
3.
4.
RST goes low at the end of time t1.
De-assert CLK at the end of time t2.
I/O goes low at the end of time t3. Exit reception mode.
De-assert internal VCC_ON at the end of time t4. After a delay, VCC is de-asserted.
Note: Since the 73S8009C does not control the waveshape of CLK (it is determined by the input form the
host CLKIN), there is no guarantee that the duty cycle of the last CLK high pulse will conform to duty
cycle requirements during an emergency deactivation.
Rev. 1.4
21