78P2344JAT
4-port E3/DS3/STS-1 LIU
with Jitter Attenuator
REGISTER DESCRIPTION
(continued)
LEGEND
TYPE
R/O
DESCRIPTION
Read only
TYPE
R/W
DESCRIPTION
Read or Write
GLOBAL REGISTERS
ADDRESS 0-0: MASTER CONTROL REGISTER
BIT
NAME
TYPE
DFLT
VALUE
DESCRIPTION
Register Control Enable:
0 : Pin selection overrides register settings
1 : Device is controlled via register set.
NOTE: Pin 15 (ENDECB) must be tied low when REGEN is enabled.
Line Speed Selection:
Selects the line speed of all channels as well as the input clock frequency
at the CKREF pin.
[DS3 E3] = 00 : STS-1 (51.840MHz)
01 : E3 (34.368MHz)
10 : DS3 (44.736MHz)
11 : STS-1 (51.840MHz)
NOTE: The default values of these register bits depend on the state of
the MSL0 pin upon power-up or reset.
Encoder/Decoder Disable:
0 : selects NRZ digital data interface
1 : selects AMI digital data interface
NOTE: Relevant only when the REGEN bit is set. Otherwise, ENDECB
pin selection prevails.
RCLK Polarity Selection:
0 : Receive Data clocked out on the falling-edge of RCLK
1 : Receive Data clocked out on the rising-edge of RCLK
TCLK Polarity Selection:
0 : Transmit Data clocked in on the rising-edge of TCLK
1 : Transmit Data clocked in on the falling-edge of TCLK
Reserved
Register Soft-Reset:
When this bit is set, all registers are reset to their default values. Also
resets Jitter Attenuator to “centered” states. This register bit is self-
clearing.
7
REGEN
R/W
0
6
DS3
R/W
X
5
E3
R/W
X
4
ENDECB
R/W
0
3
RCLKP
R/W
0
2
TCLKP
R/W
0
1
RSVD
R/O
--
0
SRST
R/W
0
Page 8 of 37
2005 Teridian Semiconductor Corporation
Rev 2.2
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
