欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN65LVDM179D 参数 Datasheet PDF下载

SN65LVDM179D图片预览
型号: SN65LVDM179D
PDF下载: 下载PDF文件 查看货源
内容描述: 高速差分线路驱动器和接收 [HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS]
分类和应用: 驱动器
文件页数/大小: 28 页 / 1202 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN65LVDM179D的Datasheet PDF文件第2页浏览型号SN65LVDM179D的Datasheet PDF文件第3页浏览型号SN65LVDM179D的Datasheet PDF文件第4页浏览型号SN65LVDM179D的Datasheet PDF文件第5页浏览型号SN65LVDM179D的Datasheet PDF文件第6页浏览型号SN65LVDM179D的Datasheet PDF文件第7页浏览型号SN65LVDM179D的Datasheet PDF文件第8页浏览型号SN65LVDM179D的Datasheet PDF文件第9页  
www.ti.com
SLLS324H – DECEMBER 1998 – REVISED MAY 2007
HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS
FEATURES
Low-Voltage Differential 50-Ω Line Drivers and
Receivers
Typical Full-Duplex Signaling Rates of 100
Mbps (See
Bus-Terminal ESD Exceeds 12 kV
Operates From a Single 3.3-V Supply
Low-Voltage Differential Signaling With
Typical Output Voltages of 340 mV With a
50-Ω Load
Valid Output With as Little as 50-mV Input
Voltage Difference
Propagation Delay Times
– Driver: 1.7 ns Typical
– Receiver: 3.7 ns Typical
Power Dissipation at 200 MHz
– Driver: 50 mW Typical
– Receiver: 60 mW Typical
LVTTL Input Levels Are 5-V Tolerant
Driver Is High Impedance When Disabled or
With V
CC
< 1.5 V
Receiver Has Open-Circuit Failsafe
SN65LVDM179D
(Marked as
DM179
or
LVM179)
SN65LVDM179DGK
(Marked as
M79)
(TOP VIEW)
V
CC
R
D
GND
1
2
3
4
8
7
6
5
A
B
Z
Y
3
D
2
R
5
6
8
7
Y
Z
A
B
SN65LVDM180D
(Marked as
LVDM180)
SN65LVDM180PW
(Marked as
LVDM180)
(TOP VIEW)
NC
R
RE
DE
D
GND
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
V
CC
A
B
Z
Y
NC
5
D
4
DE
RE
2
R
3
9
10
Y
Z
12
11
A
B
SN65LVDM050D
(Marked as
LVDM050)
SN65LVDM050PW
(Marked as
LVDM050)
(TOP VIEW)
15
14
13
DESCRIPTION
The
SN65LVDM179,
SN65LVDM180,
SN65LVDM050, and SN65LVDM051 are differential
line drivers and receivers that use low-voltage
differential signaling (LVDS) to achieve high
signaling rates. These circuits are similar to
TIA/EIA-644
standard
compliant
devices
(SN65LVDS) counterparts, except that the output
current of the drivers is doubled. This modification
provides a minimum differential output voltage
magnitude of 247 mV across a 50-Ω load simulating
two transmission lines in parallel. This allows having
data buses with more than one driver or with two line
termination resistors. The receivers detect a voltage
difference of 50 mV with up to 1 V of ground
potential difference between a transmitter and
receiver.
The intended application of these devices and
signaling techniques is point-to-point half duplex,
baseband data transmission over a controlled
impedance media of approximately 100
characteristic impedance.
1B
1A
1R
RE
2R
2A
2B
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
1D
1Y
1Z
DE
2Z
2Y
2D
1D
12
DE
9
2D
3
1R
4
RE
5
2R
1Y
1Z
2Y
2Z
1A
1B
2A
2B
10
11
2
1
6
7
SN65LVDM051D
(Marked as
LVDM051)
SN65LVDM051PW
(Marked as
LVDM051)
(TOP VIEW)
15
14
13
1B
1A
1R
1DE
2R
2A
2B
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
1D
1Y
1Z
2DE
2Z
2Y
2D
1D
4
1DE
3
1R
1Y
1Z
1A
1B
2Y
2Z
2A
2B
2
1
10
11
12
6
5
7
9
2D
2DE
2R
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1998–2007, Texas Instruments Incorporated