欢迎访问ic37.com |
会员登录 免费注册
发布采购

UC2914 参数 Datasheet PDF下载

UC2914图片预览
型号: UC2914
PDF下载: 下载PDF文件 查看货源
内容描述: 5V至35V热插拔电源管理器 [5V to 35V Hot Swap Power Manager]
分类和应用:
文件页数/大小: 14 页 / 647 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UC2914的Datasheet PDF文件第4页浏览型号UC2914的Datasheet PDF文件第5页浏览型号UC2914的Datasheet PDF文件第6页浏览型号UC2914的Datasheet PDF文件第7页浏览型号UC2914的Datasheet PDF文件第9页浏览型号UC2914的Datasheet PDF文件第10页浏览型号UC2914的Datasheet PDF文件第11页浏览型号UC2914的Datasheet PDF文件第12页  
UC1914
UC2914
UC3914
APPLICATION INFORMATION (cont.)
shown but can be inferred from the fact that no output
current is provided to the load), latches in the fault and
opens switch S1 disconnecting the charging currents I1
and I
PL
from C
T
. Since no output current is supplied, the
load voltage decays at a rate determined by the load
characteristics and the capacitance. The 3µA current
source, I2, discharges CT to the 0.5V reset comparator
threshold. This time is significantly longer than the charg-
ing time and is the basis for the duty cycle current limiting
technique. When the C
T
voltage reaches 0.5V at t4, the
part performs a retry, allowing the NMOS to again source
current to the load and cause V
OUT
to rise. In this partic-
ular example, I
MAX
is still sourced by the NMOS at each
attempted retry and the fault timing sequence is repeated
until time t7 when the load requirements change to I
O.
Since I
O
is less than the fault current level at this time,
switch S1 is opened, I2 discharges C
T
and V
OUT
rises to
almost VCC.
Fig. 3b shows fault timing waveforms similar to those de-
picted in Fig. 3a except that the latch reset (LR) function
is utilized. Operation is the same as described above un-
til t4 when the voltage on C
T
reaches the reset threshold.
Holding LR high prevents the latch from being reset, pre-
venting the IC from performing a retry (sourcing current
to the load). The UC3914 is latched off until either LR is
pulled to a logic low, or the chip is forced into an under
voltage lockout (UVLO) condition and back out of UVLO
causing the latch to automatically perform a power on re-
set. Fig. 3b illustrates LR being toggled low at t5, causing
the part to perform a retry. Time t
6
again illustrates what
happens when a fault is detected. The LR pin is toggled
low and back high at time t7, prior to the voltage on the
CT pin hitting the reset threshold. This information tells
the UC3914 to allow the part to perform a retry when the
lower reset threshold is reached, which occurs at t8.
Time t9 corresponds to when load conditions change to
where a fault is not present as described for Fig. 3a.
Power Limiting
The power limiting circuitry is designed to only source
current into the CT pin. To implement this feature, a re-
sistor, R
PL
, should be placed between VCC and PLIM.
The current, I
PL
(show in Fig. 2) is given by the following
expression:
source to charge C
T
. V
CC
– V
OUTS
represents the volt-
age across the NMOS pass device.
Later it will be shown how this feature will limit average
power dissipation in the pass device. Note that under a
fault condition where the output current is just above the
fault level, but less than the maximum level, V
OUTS
~
VCC, I
PL
= 0 and the C
T
charging current is 100µA.
During a fault, the CT pin will charge at a rate deter-
mined by the internal charging current and the external
timing capacitor, C
T.
Once C
T
charges to 2.5V, the fault
comparator trips and sets the fault latch. When this oc-
curs, OUT is pulled down to VOUTS, causing the exter-
nal NMOS to shut off and the charging switch, S1, to
open. C
T
will be discharged with I2 until the C
T
potential
reaches 0.5V. Once this occurs, the fault latch will reset
(unless LR is being held high, whereby a fault can only
be cleared by pulling this pin low or going through a
power-on-reset cycle), which re-enables the output of the
linear amplifier and allows the fault circuitry to regain
control of the charging switch. If a fault is still present,
the overcurrent comparator will close the charging switch
causing the cycle to repeat. Under a constant fault the
duty cycle is given by:
Duty Cycle
=
I
PL
3
µ
A
+
100
µ
A
Average power dissipation can be limited using the PLIM
pin. Average power dissipation in the pass element is
given by:
PFETavg
=
(
VCC
V
OUTS
)
I
MAX
Duty Cycle
=
(
VCC
V
OUTS
)
I
MAX
I
PL
3
µ
A
+
100
µ
A
VCC – VOUTS is the drain to source voltage across the
FET. When IPL >> 100µA, the duty cycle equation given
above can be rewritten as:
Duty Cycle
=
RPL
A
(
VCC
VOUTS
)
and the average power dissipation of the MOSFET is
given by:
PFETavg
=
(
VCC
VOUTS
)
IMAX
=
IMAX
RPL
3
µ
A
The average power is limited by the programmed IMAX
current and the appropriate value for R
PL
.
I
PL
V
V
OUTS
=
CC
,
for V
OUTS
>
1
V
+
V
CT
R
PL
RPL
3
µ
A
(
VCC
VOUTS
)
where V
CT
is the voltage on the CT pin. For V
OUTS
< 1V
+ V
CT
the common mode range of the power limiting cir-
cuitry causes I
PL
= 0 leaving only the 100µA current
8