欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS2GDOM44H-S 参数 Datasheet PDF下载

TS2GDOM44H-S图片预览
型号: TS2GDOM44H-S
PDF下载: 下载PDF文件 查看货源
内容描述: 44针IDE闪存模块(水平) [44-Pin IDE Flash Module(Horizontal)]
分类和应用: 闪存
文件页数/大小: 34 页 / 907 K
品牌: TRANSCEND [ TRANSCEND INFORMATION. INC. ]
 浏览型号TS2GDOM44H-S的Datasheet PDF文件第11页浏览型号TS2GDOM44H-S的Datasheet PDF文件第12页浏览型号TS2GDOM44H-S的Datasheet PDF文件第13页浏览型号TS2GDOM44H-S的Datasheet PDF文件第14页浏览型号TS2GDOM44H-S的Datasheet PDF文件第16页浏览型号TS2GDOM44H-S的Datasheet PDF文件第17页浏览型号TS2GDOM44H-S的Datasheet PDF文件第18页浏览型号TS2GDOM44H-S的Datasheet PDF文件第19页  
Transcend 44-Pi
i
n I
I
DE Fl
l
ash Modul
l
e (Hori
i
zontal
l
)
Transcend 44-P n DE F ash Modu e (Hor zonta )
TS128M ~ 4GDOM44H-S
TS128M ~ 4GDOM44H-S
Initiating an Ultra DMA Data-In Burst
(a) An Ultra DMA Data-In burst is initiated by following the steps lettered below. The timing diagram is
shown in below: Ultra DMA Data-In Burst Initiation Timing. The associated timing parameters are
specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra
DMA Data Burst Timing Descriptions.
(b) The following steps shall occur in the order they are listed unless otherwise specifically allowed:
(c) The host shall keep -DMACK in the negated state before an Ultra DMA data burst is initiated.
(d) The device shall assert DMARQ to initiate an Ultra DMA data burst. After assertion of DMARQ the
device shall not negate DMARQ until after the first negation of DSTROBE.
(e) Steps (c), (d), and (e) may occur in any order or at the same time. The host shall assert STOP.
(f) The host shall negate -HDMARDY.
(g) In True IDE mode, the host shall not assert -CS0, -CS1 and A[02:00].
(h) Steps (c), (d), and (e) shall have occurred at least t
ACK
before the host asserts -DMACK. The host
shall keep -DMACK asserted until the end of an Ultra DMA data burst.
(i) The host shall release D[15:00] within t
AZ
after asserting -DMACK.
(j) The device may assert DSTROBE t
ZIORDY
after the host has asserted -DMACK. While operating in
True IDE mode, once the device has driven DSTROBE, the device shall not release DSTROBE until
after the host has negated -DMACK at the end of an Ultra DMA data burst.
(k) The host shall negate STOP and assert -HDMARDY within t
ENV
after asserting -DMACK. After
negating STOP and asserting -HDMARDY, the host shall not change the state of either signal until
after receiving the first transition of DSTROBE from the device (i.e., after the first data word has been
received).
(l) The device shall drive D[15:00] no sooner than t
ZAD
after the host has asserted -DMACK, negated
STOP, and asserted -HDMARDY.
(m) The device shall drive the first word of the data transfer onto D[15:00]. This step may occur when the
device first drives D[15:00] in step (j).
(n) To transfer the first word of data the device shall negate DSTROBE within t
FS
after the host has
negated STOP and asserted -HDMARDY. The device shall negate DSTROBE no sooner than t
DVS
after driving the first word of data onto D[15:00].
Transcend Information Inc.
15
Ver 1.0