欢迎访问ic37.com |
会员登录 免费注册
发布采购

VS3V2257Q 参数 Datasheet PDF下载

VS3V2257Q图片预览
型号: VS3V2257Q
PDF下载: 下载PDF文件 查看货源
内容描述: 高速3.3V CMOS一个VSwitch四路2 : 1复用器/解复用器 [High-speed 3.3V CMOS VSwitch Quad 2:1 Mux/Demux]
分类和应用: 解复用器
文件页数/大小: 6 页 / 63 K
品牌: VAISH [ VAISHALI SEMICONDUCTOR ]
 浏览型号VS3V2257Q的Datasheet PDF文件第2页浏览型号VS3V2257Q的Datasheet PDF文件第3页浏览型号VS3V2257Q的Datasheet PDF文件第4页浏览型号VS3V2257Q的Datasheet PDF文件第5页浏览型号VS3V2257Q的Datasheet PDF文件第6页  
VS3V257 / VS3V2257
High-speed 3.3V CMOS VSwitch
Quad 2:1 Mux/Demux
Applications
•=
•=
•=
3.3V to 2.5V translation
2.5V to 1.8V translation
Hot-Swapping
•=
•=
Logic replacement
Memory bank, video, and audio
switching
General Description
The VS3V257 is a high-speed LVTTL–compatible Quad 2:1 multiplexer/demultiplexer. The VS3V257
contains four mux/demux channels, with a common path control (S) and active low enable (/E). The low ON
resistance of the VS3V257 allows inputs to be connected to outputs, without adding propagation delay and
without generating additional signal noise. The VS3V2257 has 25Ω resistors in series with the switches to
reduce ground-bounce noise and signal reflection.
The VS3V257 and VS3V2257 are designed for 3.3V to 2.5V or 2.5V to 1.8V level translation, without any
external components. These switches also offer very high impedance between switch terminals in the
power-off or “disabled” state. This feature, combined with near-zero propagation delay in the “on” state,
makes VS3V257 and VS3V2257 ideal interface elements for hot-swapping applications.
Features
•=
Enhanced N-FET with no DC path to V
CC
or GND in normal operating signal voltage
range.
Low impedance switches connect inputs to
outputs with near-zero propagation delay:
5Ω (VS3V257) and 25Ω (VS3V2257)
Pin-compatible with 74LVC257 or
equivalent logic devices
Zero added ground bounce or signal noise
•=
•=
•=
•=
•=
•=
Break-before-make feature
Undershoot clamp diodes on all switch and
control pins
ESD rating >2000V (Human Body Model)
or >200V (Machine Model)
Latch-up current >100mA
Available in 150-mil wide QSOP package
•=
•=
•=
Figure 1. Functional Block Diagram
Figure 2. Pin Configuration
S
/E
Y
A
Y
B
Y
C
Y
D
I0
A
I1
A
I0
B
I1
B
I0
C
I1
C
I0
D
I1
D
S
I0
A
I1
A
Y
A
I0
B
I1
B
Y
B
GND
1
2
3
4
5
6
7
8
QSOP
16
15
14
13
12
11
10
9
V
CC
/E
I0
D
I1
D
Y
D
I0
C
I1
C
Y
C
(All Pins Top View)
2000-11-28
Vaishali Semiconductor
Page 1
www.vaishali.com
747 Camden Avenue, Suite C Campbell CA 95008
MDSS-0001-01
Ph. 408.377.6060
Fax 408.377.6063