欢迎访问ic37.com |
会员登录 免费注册
发布采购

VS3V253Q 参数 Datasheet PDF下载

VS3V253Q图片预览
型号: VS3V253Q
PDF下载: 下载PDF文件 查看货源
内容描述: 高速3.3V CMOS一个VSwitch双路4 : 1复用器/解复用器 [High-speed 3.3V CMOS VSwitch Dual 4:1 Mux/Demux]
分类和应用: 解复用器
文件页数/大小: 6 页 / 66 K
品牌: VAISH [ VAISHALI SEMICONDUCTOR ]
 浏览型号VS3V253Q的Datasheet PDF文件第2页浏览型号VS3V253Q的Datasheet PDF文件第3页浏览型号VS3V253Q的Datasheet PDF文件第4页浏览型号VS3V253Q的Datasheet PDF文件第5页浏览型号VS3V253Q的Datasheet PDF文件第6页  
Advance Information
VS3V253 / VS3V2253
High-speed 3.3V CMOS VSwitch
Dual 4:1 Mux/Demux
Applications
•=
•=
•=
3.3V to 2.5V translation
2.5V to 1.8V translation
Hot-Swapping
•=
•=
Logic replacement
Memory bank, video, and audio
switching
General Description
The VS3V253 is a high-speed LVTTL–compatible dual 4:1 multiplexer/demultiplexer. The VS3V2253
contains two mux/demux channels with common path control (S0 & S1) and individual active LOW enables
/E
A
and /E
B
. The low ON resistance of VS3V253 allows inputs to be connected to outputs without adding
propagation delay and without generating additional signal noise. The VS3V2253 has 25Ω resistors in series
with the switches to reduce ground-bounce noise and signal reflections.
The VS3V253 and VS3V2253 mux/demux switches are designed for 3.3V to 2.5V, or 2.5V to 1.8V
translation, without any external components. These switches also offer very high impedance between
switch terminals in the power off or ‘disabled’ state. This feature, combined with near-zero propagation
delay in the ‘on’ state, makes VS3V253 and VS3V2253 ideal interface elements for hot-swapping
applications.
Features
•=
Enhanced N-FET with no DC path to V
CC
or GND in normal operating signal voltage
range.
Low impedance switches connect inputs to
outputs with near-zero propagation delay:
5Ω (VS3V253) and 25Ω (VS3V2253)
Pin-compatible with 74LVC253 or
equivalent logic devices
Zero added ground bounce or signal noise
•=
•=
•=
•=
•=
Break-before-make feature
Undershoot clamp diodes on all switch and
control pins
ESD rating >2000V (Human Body Model)
or >200V (Machine Model)
Latch-up current >100mA
Available in 150-mil wide QSOP package
•=
•=
•=
Figure 1. Functional Block Diagram
S0
S1
/E
A
/E
B
Figure 2. Pin Configuration
QSOP
/E
A
S1
I3
A
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
/E
B
S0
I3
B
I2
B
I1
B
I0
B
Y
B
I0
A
Y
A
I1
A
I2
A
I3
A
I0
B
I1
B
I2
B
I3
B
I2
A
I1
A
I0
A
Y
A
GND
Y
B
(All Pins Top View)
2000-11-28
Vaishali Semiconductor
1300 White Oaks Road
Page 1
Campbell
CA 95008
Ph. 408.377.6060
MDSS-0003-01
Fax 408.377.6063