欢迎访问ic37.com |
会员登录 免费注册
发布采购

VT83205S1X 参数 Datasheet PDF下载

VT83205S1X图片预览
型号: VT83205S1X
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V低相位噪声VCXO压控晶体振荡器和PLL时钟合成器 [3.3V Low Phase Noise VCXO Voltage-Controlled Crystal Oscillator and PLL Clock Synthesizer]
分类和应用: 振荡器晶体振荡器石英晶振压控振荡器时钟
文件页数/大小: 4 页 / 82 K
品牌: VAISH [ VAISHALI SEMICONDUCTOR ]
 浏览型号VT83205S1X的Datasheet PDF文件第2页浏览型号VT83205S1X的Datasheet PDF文件第3页浏览型号VT83205S1X的Datasheet PDF文件第4页  
VT83205
3.3V Low Phase Noise VCXO
(Voltage-Controlled Crystal Oscillator)
and PLL Clock Synthesizer
Applications
•=
•=
Telecom switching
Set-top boxes
•=
•=
HDTV
MPEG Video clock source
General Description
The Vaishali VT83205 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer.
The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 10 MHz to 14.318 MHz,
30pF (pull range of 200 ppm) crystal input, in order to produce either one or two output clocks. A 0 to 3V
control signal is used to fine tune the output clock frequency in the ±100ppm range. Select inputs SO:S2
are used for frequency and output selection.
Features
•=
•=
•=
•=
3.3V supply operation
Packaged in 16-pin SOIC & QSOP packages.
Replaces separate VCXO and multiplier
Uses inexpensive pullable crystal
•=
•=
•=
On-chip VCXO with 200 ppm pull range (±100
ppm)
5V-tolerant control inputs
Zero ppm synthesis error in both clocks
Figure 1. Functional Block Diagram
VDD1
VDD2
VIN
X2
Load Cap Control
Output
Buffer
osc
Low
Phase
Noise
PLL
Output
Buffer
X1
S2:S0
OE
CLK2
CLK1
10-14 MHz
Pullable
Crystal
Load
Caps
2001-03-08
Vaishali Semiconductor
Page
1
www.vaishali.com
1300 White Oaks Road, Ste. 200 Campbell
MDST-0001-01
CA 95008
Ph. 408.377.6060
Fax 408.377.6063