欢迎访问ic37.com |
会员登录 免费注册
发布采购

CD74HC194PW 参数 Datasheet PDF下载

CD74HC194PW图片预览
型号: CD74HC194PW
PDF下载: 下载PDF文件 查看货源
内容描述: 高速CMOS逻辑4位双向通用移位寄存器 [High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register]
分类和应用: 移位寄存器
文件页数/大小: 17 页 / 526 K
品牌: VECTRON [ Vectron International, Inc ]
 浏览型号CD74HC194PW的Datasheet PDF文件第2页浏览型号CD74HC194PW的Datasheet PDF文件第3页浏览型号CD74HC194PW的Datasheet PDF文件第4页浏览型号CD74HC194PW的Datasheet PDF文件第5页浏览型号CD74HC194PW的Datasheet PDF文件第7页浏览型号CD74HC194PW的Datasheet PDF文件第8页浏览型号CD74HC194PW的Datasheet PDF文件第9页浏览型号CD74HC194PW的Datasheet PDF文件第10页  
Prerequisite For Switching Function
(Continued)
25
o
C
-40
o
C TO 85
o
C -55
o
C TO 125
o
C
MIN
25
MAX
-
MIN
30
MAX
-
UNITS
ns
PARAMETER
Set-up Time
S1, S0 to Clock (Figure 4)
Set-up Time
DSL, DSR to Clock (Figure 4)
Hold Time
S1, S0 to Clock (Figure 4)
Hold Time
Data to Clock (Figure 3)
SYMBOL
t
SU
t
SU
t
H
t
H
TEST
CONDITIONS V
CC
(V)
-
4.5
MIN
20
MAX
-
-
4.5
14
-
18
-
21
-
ns
-
4.5
0
-
0
-
0
-
ns
-
4.5
0
-
0
-
0
-
ns
Switching Specifications
PARAMETER
HC TYPES
Propagation Delay,
Clock to Output (Figure 1)
Input t
r
, t
f
= 6ns
TEST
CONDITIONS
V
CC
(V)
25
o
C
TYP
MAX
-40
o
C TO 85
o
C -55
o
C TO 125
o
C
MAX
MAX
UNITS
SYMBOL
t
PLH
, t
PHL
C
L
= 50pF
2
4.5
6
-
-
-
14
-
-
-
-
-
-
-
60
55
175
35
30
-
75
15
13
140
28
24
10
-
-
220
44
37
-
95
19
16
175
35
30
10
-
-
265
53
45
-
110
22
19
210
42
36
10
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
MHz
pF
Propagation Delay,
Clock to Q
Output Transition Time
(Figure 1)
t
PLH
, t
PHL
t
TLH
, t
THL
-
C
L
= 50pF
5
2
4.5
6
Propagation Delay,
MR to Output (Figure 2)
t
PHL
C
L
= 50pF
2
4.5
6
Input Capacitance
Maximum Clock Frequency
Power Dissipation
Capacitance (Notes 4, 5)
HCT TYPES
Propagation Delay,
Clock to Output (Figure 1)
Propagation Delay,
Clock to Q
Output Transition Times
(Figure 1)
Propagation Delay,
MR to Output (Figure 2)
Input Capacitance
Maximum Clock Frequency
Power Dissipation
Capacitance (Notes 4, 5)
NOTES:
C
IN
f
MAX
C
PD
-
-
-
-
5
5
t
PLH
, t
PHL
t
PLH
, t
PHL
t
TLH
, t
THL
t
PHL
C
IN
f
MAX
C
PD
C
L
= 50pF
-
C
L
= 50pF
C
L
= 50pF
-
-
-
4.5
5
4.5
4.5
-
5
5
-
15
-
-
-
50
60
37
-
15
40
10
-
-
46
-
19
50
10
-
-
56
-
22
60
10
-
-
ns
ns
ns
ns
pF
MHz
pF
3. C
PD
is used to determine the dynamic power consumption, per gate.
4. P
D
= V
CC2
f
i
+
(C
L
V
CC2
) where f
i
= Input Frequency, C
L
= Output Load Capacitance, V
CC
= Supply Voltage.
6