VCC1-FIBS-106M25
CMOS Oscillator
Pin Information
Table 1. Pin Function
Pin
Symbol
1
2
3
4
Tri
GND
Output
V
DD
Function
Tristate
Case Ground
CMOS Output waveform
Power Supply Voltage (3.3 V
±
10%)
4
TOP VIEW
3
1
2
Performance Characteristics
Table 2. Electrical Performance
Parameter
Nominal Output Frequency
Supply Voltage
1
Symbol
f
0
V
DD
T
OP
T
stor
I
DD
V
OH
V
OL
t
R
/t
F
Minimum
-
2.97
-10
-55
Typical
106.250
3.3
Maximum
-
3.60
+70
125
50
Units
MHz
V
°C
°C
mA
V
Operating Temperature Range
Storage Temperature
Supply Current
Output Voltage Levels (from V
DD
)
High
Low
Output Rise/Fall Time
2
3
3.0
0.30
1.5
45
-50
0.5
1.1
1.8
50
55
+50
1
ns
%
ppm
pS
Output Duty Cycle or Symmetry
D
deltaf/f
O
J
Stability over operating temperature/aging/ power
supply
Jitter, 12kHz to 20MHz, RMS
Period Jitter , RMS
Cycle-Cycle Jitter , RMS
Start Up Time
Tristate, Output in high impedance
Tristate, Output enabled
5
4
4
T
su
Tri
Tri
2.0
10
0.5
mS
V
V
1. A 0.1
µF
low frequency ceramic bypass capacitor in parallel with a 0.01
µF
high frequency ceramic capacitor is
recommended.
2. Figure 1 defines these parameters. Figure 2 illustrates the operating conditions.
3. Duty cycle is defined as (on time/period) per Figure 1.
4. Measured using a TEK TDS7245D, 25K samples.
5. Output will be enabled with a no-connection on pin 2.
t
R
t
F
+
-
I
D D
4
V
DD
V
O H
50%
.
1µF
. 0 1µF
I
C
V
C
1
+
-
2
3
1 5pF
V
OL
On Time
Period
Figure 1. Output Waveform
Figure 2. Output Test Conditions (25±5°C)
Vectron International
•267
Lowell Rd, Hudson, NH 03051
•
Tel: 1-88-VECTRON-1• http://www.vectron.com
1/2