欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC7126QX 参数 Datasheet PDF下载

VSC7126QX图片预览
型号: VSC7126QX
PDF下载: 下载PDF文件 查看货源
内容描述: 1.0625千兆位/秒光纤通道收发器 [1.0625 Gbits/sec Fibre Channel Transceiver]
分类和应用: 光纤
文件页数/大小: 16 页 / 226 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC7126QX的Datasheet PDF文件第2页浏览型号VSC7126QX的Datasheet PDF文件第3页浏览型号VSC7126QX的Datasheet PDF文件第4页浏览型号VSC7126QX的Datasheet PDF文件第5页浏览型号VSC7126QX的Datasheet PDF文件第6页浏览型号VSC7126QX的Datasheet PDF文件第7页浏览型号VSC7126QX的Datasheet PDF文件第8页浏览型号VSC7126QX的Datasheet PDF文件第9页  
VITESSE
SEMICONDUCTOR CORPORATION
Datasheet
VSC7126
Features
• ANSI X3T11 Fibre Channel Compatible 1.0625
Gbps Full-duplex Transceiver
• GLM Compatible (FCSI-301-Rev 1.0)
• 20 Bit TTL Interface For Transmit And Receive Data
• Monolithic Clock Synthesis And Clock Recovery -
No External Components
• 53.125 MHz TTL Reference Clock
1.0625 Gbits/sec Fibre
Channel Transceiver
• Automatic Lock-to-Reference Function
• Suitable For Both Copper And Fiber
Optical Link Applications
• Low Power Operation - 850 mW
• 80 Pin, 14x14 mm PQFP
• Single +3.3V Power Supply
General Description
The VSC7126 is a full-speed Fibre Channel Transceiver optimized for Host Adapter and other space- con-
strained applications. It accepts two 10-bit 8B/10B encoded transmit characters, latches them on the rising edge
of TBC and serializes the data onto the TX+/- PECL differential outputs at a baud rate which is twenty times the
TBC frequency. It also samples serial receive data on the RX+/- PECL differential inputs, recovers the clock
and data, deserializes it onto two 10-bit receive characters, outputs a recovered clocks at one twentieth of the
incoming baud rate and detects Fibre Channel “Comma” characters. The VSC7126 contains on-chip PLL cir-
cuitry for synthesis of the baud-rate transmit clock, and extraction of the clock from the received serial stream.
These circuits are fully monolithic and require no external components.
VSC7126 Block Diagram
EWRAP
20
R0:19
QD
Serial to
Parallel
Retimed
Data
Recovered
Clock
QD
Clock
Recovery
2:1
RX+
RX-
RBC(0)
RBC(1)
L_UNUSE
COM_DET
EN_CDET
53.125 MHz
÷
20
Comma
Detect
Frame
Logic
20
T0:19
DQ
Parallel
to Serial
Serial Data
Synthesized
Clock
DQ
TX+
TX-
53.125 MHz
TBC
TXEN#
PLL Clock
Multiply (x20)
G52148-0, Rev. 4.3
3/4/99
©
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 1