欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC7182 参数 Datasheet PDF下载

VSC7182图片预览
型号: VSC7182
PDF下载: 下载PDF文件 查看货源
内容描述: 四收发器,用于千兆位以太网和光纤通道 [Quad Transceiver for Gigabit Ethernet and Fibre Channel]
分类和应用: 光纤以太网
文件页数/大小: 18 页 / 236 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC7182的Datasheet PDF文件第2页浏览型号VSC7182的Datasheet PDF文件第3页浏览型号VSC7182的Datasheet PDF文件第4页浏览型号VSC7182的Datasheet PDF文件第5页浏览型号VSC7182的Datasheet PDF文件第6页浏览型号VSC7182的Datasheet PDF文件第7页浏览型号VSC7182的Datasheet PDF文件第8页浏览型号VSC7182的Datasheet PDF文件第9页  
®
VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC7182
Features
• Four Complete Transmitter/ Receiver Functions
in a Single Integrated Circuit
• Full Fibre Channel (T11) and Gigabit Ethernet
(IEEE 802.3z) Compliance
• 1.05Gb/s to 1.36Gb/s Operation per Channel
• Common or Per-Channel Transmit Byte Clocks
• TTL or PECL Reference Clock Input
• Receiver Squelch Circuit
Quad Transceiver
for Gigabit Ethernet and Fibre Channel
• Common and Per-Channel, Serial and Parallel
Loopback Controls
• Common Comma Detect Enable Inputs
• Per-Channel Comma Detect Outputs
• Cable Equalization in Receivers
• Replacement For Agilent’s HDMP-1682
• 3.3V Power Supply, 2.67 W Max Dissipation
• 208-Pin, 23mm BGA Packaging
General Description
The VSC7182 is a full-speed quad Fibre Channel and Gigabit Ethernet transceiver IC. Each of the four
transmitters has a 10-bit wide bus, running up to 136MHz, which accepts 8B/10B encoded transmit characters
and serializes the data onto high-speed differential outputs at speeds up to 1.36Gb/s. The transmit data can be
synchronous to the reference clock, a common transmit byte clock or a per-channel transmit byte clock. Each
receiver samples serial receive data, recovers the clock and data, deserializes it into 10-bit receive characters,
outputs a recovered clock and detects “Comma” characters. The VSC7182 contains on-chip Phase-Lock Loop
(PLL) circuitry for synthesis of the baud-rate transmit clock and extraction of the clocks from the received serial
streams. The VSC7182 also includes a receiver squelch circuit to control the parallel data bus in the absence of
serial input.
VSC7182 Block Diagram (1 of 4 Channels)
10
RXi[0:9]
QD
Serial to
Q Parallel D
÷10
QD
0
1
Clock
Recovery
SI+
SI-
RCM
RCi1
RCi0
SYNi
SYNC
PLUP
SLPN
LPNi
TXi[0:9]
4
SEL
÷10/
÷20
Comma
Detect
Loopback
Control
0
10
DQ
4
4
Parallel
to Serial
DQ
1
SO+
SO-
TCi
RFCT
RFC+
RFC-
RFCM
LTCN
CAP0
CAP1
Clock
Multiply
Unit
x10/x20
RFCO0
RFCO1
G52307-0, Rev 2.2
10/10/00
©
VITESSE
SEMICONDUCTOR CORPORATION
• 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Page 1