欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC8116QP 参数 Datasheet PDF下载

VSC8116QP图片预览
型号: VSC8116QP
PDF下载: 下载PDF文件 查看货源
内容描述: ATM / SONET / SDH 622 /为155Mb / s的收发器复用/解复用,集成时钟发生器 [ATM/SONET/SDH 622/155Mb/s Transceiver Mux/Demux with Integrated Clock Generation]
分类和应用: 时钟发生器电信集成电路异步传输模式ATM
文件页数/大小: 20 页 / 361 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC8116QP的Datasheet PDF文件第2页浏览型号VSC8116QP的Datasheet PDF文件第3页浏览型号VSC8116QP的Datasheet PDF文件第4页浏览型号VSC8116QP的Datasheet PDF文件第5页浏览型号VSC8116QP的Datasheet PDF文件第6页浏览型号VSC8116QP的Datasheet PDF文件第7页浏览型号VSC8116QP的Datasheet PDF文件第8页浏览型号VSC8116QP的Datasheet PDF文件第9页  
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC8116
Features
• Operates at Either STS-3/STM-1 (155.52 Mb/s) or
STS-12/STM-4 (622.08 Mb/s) Data Rates
• Compatible with Industry ATM UNI Devices
• On Chip Clock Generation of the 155.52 Mhz
or 622.08 Mhz High Speed Clock
• Dual 8 Bit Parallel TTL Interface
• SONET/SDH Frame Detection and Recovery
ATM/SONET/SDH 622/155Mb/s Transceiver
Mux/Demux with Integrated Clock Generation
• Loss of Signal (LOS) Control
• Provides Equipment, Facilities and Split Loop-
back Modes as well as Loop Timing Mode
• Meets Bellcore, ITU and ANSI Specifications for
Jitter Performance
• Single 3.3V Supply Voltage
• Low Power - 1.2 Watts Maximum
• 64 PQFP Package
General Description
The VSC8116 is an ATM/SONET/SDH compatible transceiver integrating an on-chip clock multiplication
unit (PLL) for the high speed clock and 8 bit serial-to-parallel and parallel-to-serial data conversion. The high
speed clock generated by the on-chip PLL is selectable for 155.52 or 622.08 MHz operation. The demultiplexer
contains SONET/SDH frame detection and recovery. In addition, the device provides both facility and equip-
ment loopback modes and loop timing modes. The part is packaged in a 64 PQFP with an integrated heat
spreader for optimum thermal performance and reduced cost. The VSC8116 provides an integrated solution for
ATM physical layers and SONET/SDH systems applications.
VSC8116 Block Diagram
EQULOOP
LOSTTL
RXDATAIN+/-
LOS
D Q
0
1
RXCLKIN+/-
0
1
0
1
Divide-by-8
RXLSCKOUT
FRAMER
OOF
FP
8
1:8
DEMUX
D Q
RXOUT[7:0]
1
TXDATAOUT+/-
Q D
0
1
0
FACLOOP
Divide-by-8
TXLSCKOUT
8:1
MUX
Q D
8
TXIN[7:0]
1
0
LOOPTIM0
CMU
REFCLK
G52220-0, Rev 4.1
1/8/00
©
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 1