欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC8162 参数 Datasheet PDF下载

VSC8162图片预览
型号: VSC8162
PDF下载: 下载PDF文件 查看货源
内容描述: 2.488 Gbit / sec的SONET / SDH 1:16多路分配器带有时钟恢复 [2.488 Gbit/sec SONET/SDH 1:16 Demux with Clock Recovery]
分类和应用: 时钟
文件页数/大小: 20 页 / 154 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC8162的Datasheet PDF文件第2页浏览型号VSC8162的Datasheet PDF文件第3页浏览型号VSC8162的Datasheet PDF文件第4页浏览型号VSC8162的Datasheet PDF文件第5页浏览型号VSC8162的Datasheet PDF文件第6页浏览型号VSC8162的Datasheet PDF文件第7页浏览型号VSC8162的Datasheet PDF文件第8页浏览型号VSC8162的Datasheet PDF文件第9页  
VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC8162
Features
• 2.488Gb/s 1:16 Demux with Integrated Clock and
Data Recovery
• Recovered Clock and Data Available
• Monolithic Phase Locked Loop
• Digitally Adjustable Serial Data Sampling Point
2.488 Gbit/sec SONET/SDH
1:16 Demux with Clock Recovery
• Differential Low Speed Outputs
• Differential/Single-ended Reference Clock
• Loss of Lock Detection
• Meets SONET OC-48 and SDH STM-16 Jitter
Tolerance Requirements
General Description
The VSC8162 combines a clock recovery unit (CRU) with a 1:16 demultiplexer on a single chip to directly
generate 16-bit wide data from an incoming 2.488Gb/s NRZ data stream. An on-chip Phase Locked Loop (PLL)
generates a 2.488GHz clock which remains phase locked to the incoming data. The incoming data is retimed
and demultiplexed to a 16-bit word. A Loss of Lock (LOL) signal indicates gross conditions where incoming
data no longer has sufficient transitions to keep the CRU in lock.
VSC8162 Functional Block DIagram
RTDO+
RTDO–
DINVERT
D0+
D0–
DI+
DI–
REFCK+
REFCK–
Clock
Recovery
Data
Retime
Output Register
D15+
D15–
PARITY+
PARITY–
5
PADJ[4:0]
Divide
by 16
CLK16+
CLK16–
CLKO+
CLKO–
LOL
NOREF
G52209-0, Rev. 2.0
9/14/98
©
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 1