欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC830 参数 Datasheet PDF下载

VSC830图片预览
型号: VSC830
PDF下载: 下载PDF文件 查看货源
内容描述: 2.7GB / s的异步双2×2交叉点开关 [2.7Gb/s Asynchronous Dual 2x2 Crosspoint Switch]
分类和应用: 开关
文件页数/大小: 18 页 / 185 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC830的Datasheet PDF文件第2页浏览型号VSC830的Datasheet PDF文件第3页浏览型号VSC830的Datasheet PDF文件第4页浏览型号VSC830的Datasheet PDF文件第5页浏览型号VSC830的Datasheet PDF文件第6页浏览型号VSC830的Datasheet PDF文件第7页浏览型号VSC830的Datasheet PDF文件第8页浏览型号VSC830的Datasheet PDF文件第9页  
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC830
Features
• Dual 2x2 Crosspoint Switch
• 2.7Gb/s NRZ Data Bandwidth, 2.7GHz Signal
Bandwidth
• PECL/TTL-Compatible Control Inputs
• PECL-Compatible High-Speed I/O
2.7Gb/s Asynchronous
Dual 2x2 Crosspoint Switch
• 50
Source Terminated Output Driver and
Programmable Input Terminations
• Single 3.3V Supply, 1W Typical Dissipation
• Power-Down Capability for Unused Outputs
• Compact 44-Pin PQFP, 10x10mm Package
General Description
The VSC830 is a monolithic dual 2x2 asynchronous crosspoint switch, designed for critical signal path
control and buffering applications, such as loop-back, protection switching, and multi-channel backplane
driver/receivers. Signal path delay is tightly matched between each output channel to eliminate the need for
delay path compensation when switching between signal sources.
The crosspoint function is based on a multiplexer tree architecture. Each 2x2 switch can be considered as a
pair of 2:1 multiplexers that share the same inputs. The signal path through each switch is fully differential and
delay matched. The signal path is unregistered, so there are no restrictions on the phase, frequency, or signal
pattern at each input. Unused outputs can be independently powered off, thereby eliminating power on unused
sections (see
Design Guide
section in this data sheet). The switch control inputs can be configured to be com-
patible with PECL or TTL levels. The high-speed input and output levels are nominally PECL compatible and
capable of interfacing with a wide range of termination schemes.
VSC830 Symbol Diagram
S1,S2
A1
A2
S1,S2
A1
A2
Y1
Y2
Y1
Y2
G52192-0, Rev 4.0
05/23/01
©
VITESSE
SEMICONDUCTOR CORPORATION
• 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Page 1