欢迎访问ic37.com |
会员登录 免费注册
发布采购

VG4632321A 参数 Datasheet PDF下载

VG4632321A图片预览
型号: VG4632321A
PDF下载: 下载PDF文件 查看货源
内容描述: 524,288x32x2位CMOS同步图形RAM [524,288x32x2-Bit CMOS Synchronous Graphic RAM]
分类和应用:
文件页数/大小: 81 页 / 1954 K
品牌: VML [ VANGUARD INTERNATIONAL SEMICONDUCTOR ]
 浏览型号VG4632321A的Datasheet PDF文件第2页浏览型号VG4632321A的Datasheet PDF文件第3页浏览型号VG4632321A的Datasheet PDF文件第4页浏览型号VG4632321A的Datasheet PDF文件第5页浏览型号VG4632321A的Datasheet PDF文件第6页浏览型号VG4632321A的Datasheet PDF文件第7页浏览型号VG4632321A的Datasheet PDF文件第8页浏览型号VG4632321A的Datasheet PDF文件第9页  
VIS
Overview
Preliminary
VG4632321A
524,288x32x2-Bit
CMOS Synchronous Graphic RAM
The VG4632321A SGRAM is a high-speed CMOS synchronous graphic RAM containing 32M bits. It is
internally configured as a dual 512K x 32 DRAM with a synchronous interface (all signals are registered on
the positive edge of the clock signal, CLK). Each of the 512K x 32 bit bank is organized as 2048 rows by 256
columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a selected
location and continue for a programmed number of locations in a programmed sequence. Accesses begin
with the registration of a BankActivate command which is then followed by a Read or Write command.
The VG4632321A provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with
burst termination option. An Auto Precharge function may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy
to use. In addition, it features the write per bit and the masked block write functions.
By having a programmable Mode register and special mode register, the system can choose the best
suitable modes to maximize its performance. These devices are well suited for applications requiring high
memory bandwidth, and when combined with special graphics functions result in a device particularly well
suited to high performance graphics applications.
Pin Assignment (Top View)
DQ29
V
SSQ
DQ30
DQ31
V
SS
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
V
DD
DQ0
DQ1
V
SSQ
DQ2
Features
DQ3
V
DDQ
DQ4
DQ5
V
SSQ
DQ6
DQ7
V
DDQ
DQ16
DQ17
V
SSQ
DQ18
DQ19
V
DDQ
V
DD
V
SS
DQ20
DQ21
V
SSQ
DQ22
DQ23
V
DDQ
DQM0
DQM2
WE
CAS
RAS
CS
BS
A9
1
2
3
4
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
81
82
83
84
Fast access time from clock: 4.5/5/5.5/6/7ns
Fast clock rate: 222/200/183/166/143MHz
Fully synchronous operation
Internal pipelined architecture
Dual internal banks(512K x 32-bit x 2-bank)
Programmable Mode and Special Mode registers
- CAS Latency: 1, 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst Read Single Write
- Load Color or Mask register
Burst stop function
Individual byte controlled by DQM0-3
Block write and write-per-bit capability
Auto Refresh and Self Refresh
2048 refresh cycles/32ms
Single + 3.3V
±
0.3V
power supply
Interface: LVTTL
JEDEC 100-pin Plastic QFP package
80
79
78
77
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DQ28
V
DDQ
DQ27
DQ26
V
SSQ
DQ25
DQ24
V
DDQ
DQ15
DQ14
V
SSQ
DQ13
DQ12
V
DDQ
V
SS
V
DD
DQ11
DQ10
V
SSQ
DQ9
DQ8
V
DDQ
NC
DQM3
DQM1
CLK
CKE
DSF
NC
A8/AP
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
50
49
48
47
A7
A6
A5
A4
V
SS
A10
NC
NC
NC
NC
NC
NC
NC
NC
NC
V
DD
A3
A2
A1
A0
Key Specifications
VG4632321A
t
CK
t
RAS
t
AC
t
RC
Clock Cycle time(min.)
Row Active time(min.)
Access time from CLK(max.)
Row Cycle time(min.)
-4.5/-5/-5.5/-6/-7
4.5/5/5.5/6/7 ns
40/40/40/42/42 ns
4/4.5/5/5.5/6 ns
55/55/56.5/60/62 ns
Document:
Rev.1
Page 1