欢迎访问ic37.com |
会员登录 免费注册
发布采购

WED2CG472512V9D2 参数 Datasheet PDF下载

WED2CG472512V9D2图片预览
型号: WED2CG472512V9D2
PDF下载: 下载PDF文件 查看货源
内容描述: 16MB ( 4x512Kx72 )同步/同步突发,双钥匙DIMM SRAM模块 [16MB (4x512Kx72) SYNC / SYNC BURST, DUAL KEY DIMM SRAM MODULE]
分类和应用: 内存集成电路静态存储器
文件页数/大小: 10 页 / 188 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WED2CG472512V9D2的Datasheet PDF文件第2页浏览型号WED2CG472512V9D2的Datasheet PDF文件第3页浏览型号WED2CG472512V9D2的Datasheet PDF文件第4页浏览型号WED2CG472512V9D2的Datasheet PDF文件第5页浏览型号WED2CG472512V9D2的Datasheet PDF文件第6页浏览型号WED2CG472512V9D2的Datasheet PDF文件第7页浏览型号WED2CG472512V9D2的Datasheet PDF文件第8页浏览型号WED2CG472512V9D2的Datasheet PDF文件第9页  
White Electronic Designs
16MB (4x512Kx72) SYNC / SYNC BURST,
DUAL KEY DIMM SRAM MODULE
FEATURES
4x512Kx72 Synchronous, Synchronous Burst
Flow-Through Architecture
Linear and Sequential Burst Support via MODE pin
Clock Controlled Registered Module Enable (EM#)
Clock Controlled Registered Bank Enables (E
1
#, E
2
#,
E
3
#, E
4
#)
Clock Controlled Byte Write Mode Enable (BWE#)
Clock Controlled Byte Write Enables (BW
1
# - BW
8
#)
Clock Controlled Registered Address
Clock Controlled Registered Global Write (GW#)
Asynchronous Output Enable (G#)
Internally Self-Timed Write
Individual Bank Sleep Mode Enables (ZZ
1
, ZZ
2
, ZZ
3
, ZZ
4
)
Gold Lead Finish
3.3V ± 10% Operation
Frequency(s): 100, 83, 67, 50MHz
Access Speed(s): t
KHQV
= 7.5, 9, 10, 12, 15ns
Common Data I/O
High Capacitance (30pF) Drive, at Rated Access Speed
Single Total Array Clock
WED2CG472512V-D2
ADVANCED*
DESCRIPTION
The WED2CG472512V is a Synchronous/Synchronous
Burst SRAM, 84 position Dual Key; Double High DIMM
(168 contacts) Module, organized as 4x512Kx72. The
Module contains sixteen (16) Synchronous Burst RAM
devices, packaged in the industry standard JEDEC
14mmx20mm TQFP placed on a Multilayer FR4 Substrate.
The Module Architecture is defined as a Sync/SyncBurst,
Flow-Through, with support for either linear or sequential
burst. This Module provides high performance, 2-1-1-1
accesses when used in Burst Mode, and when used in
Synchronous Only Mode, provides a high performance
cost advantage over BiCMOS asynchronous device
architectures.
Synchronous Only operations are performed via strapping
ADSC# Low, and ADSP#/ADV# High, which provides for
Ultra Fast Accesses in Read Mode while providing for
internally self-timed Early Writes.
Synchronous/Synchronous Burst operations are in
relation to an externally supplied clock, Registered
Address, Registered Global Write, Registered Enables as
well as an Asynchronous Output Enable. This Module has
been defined with full flexibility, which allows individual
control of each of the eight bytes, as well as Quad Words
in both Read and Write Operations.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
Aug. 2002
Rev. B
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com