欢迎访问ic37.com |
会员登录 免费注册
发布采购

WED2EG472512V-D2 参数 Datasheet PDF下载

WED2EG472512V-D2图片预览
型号: WED2EG472512V-D2
PDF下载: 下载PDF文件 查看货源
内容描述: 16MB ( 4x512Kx72 )同步突发管道,双密钥的DIMM [16MB (4x512Kx72) SYNC BURST PIPELINE, DUAL KEY DIMM]
分类和应用:
文件页数/大小: 10 页 / 265 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WED2EG472512V-D2的Datasheet PDF文件第2页浏览型号WED2EG472512V-D2的Datasheet PDF文件第3页浏览型号WED2EG472512V-D2的Datasheet PDF文件第4页浏览型号WED2EG472512V-D2的Datasheet PDF文件第5页浏览型号WED2EG472512V-D2的Datasheet PDF文件第6页浏览型号WED2EG472512V-D2的Datasheet PDF文件第7页浏览型号WED2EG472512V-D2的Datasheet PDF文件第8页浏览型号WED2EG472512V-D2的Datasheet PDF文件第9页  
White Electronic Designs
WED2EG472512V-D2
ADVANCED*
16MB (4x512Kx72) SYNC BURST PIPELINE,
DUAL KEY DIMM
FEATURES
4x512Kx72 Synchronous Burst
Pipeline Architecture; Dual Cycle Deselect
Linear and Sequential Burst Support via MODE pin
Clock Controlled Registered Module Enable (EM#)
Clock Controlled Registered Bank Enables (E1#,
E2#, E3#, E4#)
Clock Controlled Byte Write Mode Enable (BWE#)
Clock Controlled Byte Write Enables
(BW1#-BW8#)
Clock Controlled Registered Address
Clock Controlled Registered Global Write (GW#)
Asynchronous Output Enable (G#)
Internally Self-Timed Write
Individual Bank Sleep Mode Enables (ZZ1, ZZ2,
ZZ3, ZZ4)
Gold Lead Finish
3.3V ± 10% Operation
Frequency(s): 200, 166, 150 and 133MH
Z
Access Apeed(s): t
KHQV
= 3.0, 3.5, 3.7 and 4.0ns
Common Data I/O
High Capacitance (30pF) Drive, at Rated Access
Speed
Single Total Array Clock
Multiple V
CC
and G
ND
for Improved Noise Immunity
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
DESCRIPTION
The WED2EG472512V is a Synchronous/Synchronous
Burst SRAM, 84 position Dual Key; Double High DIMM
(168 contacts) Module, organized as 4x512Kx72. The
Module contains sixteen (16) Synchronous Burst RAM
devices, packaged in the industry standard JEDEC
14mmx20mm TQFP placed on a Multilayer FR4 Substrate.
The Module Architecture is defined as a Sync/SyncBurst,
Pipeline, with support for either linear or sequential burst.
This Module provides high performance, 3-1-1-1 accesses
when used in Burst Mode.
Synchronous Only operations are performed via strapping
ADSC# Low, and ADSP#/ADV# High, which provides for
Ultra Fast Accesses in Read Mode while providing for
internally self-timed Early Writes.
Synchronous/Synchronous Burst operations are in relation
to an externally supplied clock, Registered Address,
Registered Global Write, egistered Enables as well as
an Asynchronous Output Enable. This module has been
defined with full flexibility, which allowes individual control
of each of the eight bytes, as well as Quad Words in both
Read and Write Operations.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
Jan, 2000
Rev. A
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com