欢迎访问ic37.com |
会员登录 免费注册
发布采购

WED3DG639V7D2 参数 Datasheet PDF下载

WED3DG639V7D2图片预览
型号: WED3DG639V7D2
PDF下载: 下载PDF文件 查看货源
内容描述: 64MB- 8M ×64 SDRAM UNBUFFERED [64MB- 8M x 64 SDRAM UNBUFFERED]
分类和应用: 存储内存集成电路动态存储器
文件页数/大小: 5 页 / 117 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WED3DG639V7D2的Datasheet PDF文件第1页浏览型号WED3DG639V7D2的Datasheet PDF文件第2页浏览型号WED3DG639V7D2的Datasheet PDF文件第3页浏览型号WED3DG639V7D2的Datasheet PDF文件第5页  
White Electronic Designs
OPERATING CURRENT CHARACTERISTICS
(V
CC
= 3.3V, 0°C
T
A
70°C)
Parameters
Symbol
Conditions
WED3DG649V-D2
Versions
133
100
440
Units
mA
Note
1
Operating Current
(One bank active)
Precharge Standby Current
in Power Down Mode
Precharge Standby Current
in Non-Power Down Mode
I
CC1
Burst Length = 1
t
RC
≥ t
RC
(min)
I
OL
= 0mA
CKE ≤ V
IL
(max), t
CC
= 10ns
CKE & CK ≤ V
IL
(max), t
CC
= ∞
CKE ≥ V
IH
(min), CS ≥ V
IH
(min), t
CC
=10ns
Input signals are charged one time during 20
CKE ≥ V
IH
(min), CK ≤ V
IL
(max), t
CC
= ∞
Input signals are stable
CKE ≥ V
IL
(max), t
CC
= 10ns
CKE & CK ≤ V
IL
(max), t
CC
= ∞
CKE ≥ V
IH
(min), CS ≥ V
IH
(min), t
CC
= 10ns
Input signals are charged one time during 20ns
CKE ≥ V
IH
(min), CK ≤ V
IL
(max), t
CC
= ∞
input signals are stable
Io = mA
Page burst
4 Banks activated
t
CCD
= 2CK
t
RC
≥ t
RC
(min)
CKE ≤ 0.2V
520
I
CC2P
I
CC2PS
I
CC2N
I
CC2NS
10
10
80
40
20
20
120
mA
mA
mA
mA
mA
Active standby current in power-
down mode
Active standby in current non
power-down mode
I
CC3P
I
CC3PS
I
CC3N
mA
I
CC3NS
Operating current (Burst mode)
I
CC4
100
600
520
mA
mA
1
Refresh current
Self refresh current
I
CC5
I
CC6
880
10
760
mA
mA
2
Notes: 1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS (V
IH
/V
IL
= V
CC
/V
SSQ
)
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
June 2003
Rev. 1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com