欢迎访问ic37.com |
会员登录 免费注册
发布采购

WED3EG7233S202D3 参数 Datasheet PDF下载

WED3EG7233S202D3图片预览
型号: WED3EG7233S202D3
PDF下载: 下载PDF文件 查看货源
内容描述: 256MB - 2x16Mx72 DDR SDRAM UNBUFFERED [256MB - 2x16Mx72 DDR SDRAM UNBUFFERED]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 11 页 / 307 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WED3EG7233S202D3的Datasheet PDF文件第3页浏览型号WED3EG7233S202D3的Datasheet PDF文件第4页浏览型号WED3EG7233S202D3的Datasheet PDF文件第5页浏览型号WED3EG7233S202D3的Datasheet PDF文件第6页浏览型号WED3EG7233S202D3的Datasheet PDF文件第8页浏览型号WED3EG7233S202D3的Datasheet PDF文件第9页浏览型号WED3EG7233S202D3的Datasheet PDF文件第10页浏览型号WED3EG7233S202D3的Datasheet PDF文件第11页  
White Electronic Designs
WED3EG7233S-D3
-JD3
ADVANCED
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS
0°C ≤ T
A
≤ +70°C; V
CC
= +2.5V ± 0.2V, V
CCQ
= +2.5V ± 0.2V
AC Characteristics
Parameter
Access window of DQs from CK, CK#
CK high-level width
CK low-level width
Clock cycle time
CL=2.5
CL=2
DQ and DM input hold time relative to DQS
DQ and DM input setup time relative to DQS
DQ and DM input pulse width (for each input)
Access window of DQS from CK, CK#
DQS input high pulse width
DQS input low pulse width
DQS-DQ skew, DQS to last DQ valid, per group,
per access
Write command to first DQS latching transition
DQS falling edge to CK rising - setup time
DQS falling edge from CK rising - hold time
Half clock period
Data-out high-impedance window from CK, CK#
Data-out low-impedance window from CK, CK#
Address and control input hold time (fast slew rate)
Address and control input set-up time (fast slew rate)
Address and control input hold time (slow slew rate)
Address and control input setup time (slow slew rate)
Address and control input pulse width (for each input)
LOAD MODE REGISTER command cycle time
DQ-DQS hold, DQS to first DQ to go non-valid, per access
Data hold skew factor
ACTIVE to PRECHARGE command
ACTIVE to READ with Auto precharge command
ACTIVE to ACTIVE/AUTO REFRESH command period
AUTO REFRESH command period
Symbol
t
AC
t
CH
t
CL
t
CK
(2.5)
t
CK
(2)
t
DH
t
DS
t
DIPW
t
DQSCK
t
DQSH
t
DQSL
t
DQSQ
t
DQSS
t
DSS
t
DSH
t
HP
t
HZ
t
LZ
t
IHf
t
ISf
t
IHs
t
ISs
t
IPW
t
MRD
t
QH
t
QHS
t
RAS
t
RAP
t
RC
t
RFC
45
20
65
75
-0.75
0.90
0.90
1
1
2.2
15
t
HP
-t
QHS
0.75
120,000
45
20
65
75
0.75
0.2
0.2
t
CH
, t
CL
+0.75
-0.75
0.90
0.90
1
1
2.2
15
t
HP
-t
QHS
0.75
120,000
Min
-0.75
0.45
0.45
7.5
7.5
0.5
0.5
1.75
-0.75
0.35
0.35
0.5
1.25
0.75
0.2
0.2
t
CH
, t
CL
+0.75
+0.75
262
Max
+0.75
0.55
0.55
13
13
Min
-0.75
0.45
0.45
7.5
10
0.5
0.5
1.75
-0.75
0.35
0.35
0.5
1.25
+0.75
265, 202
Max
+0.75
0.55
0.55
13
13
Units
ns
t
CK
t
CK
ns
ns
ns
ns
ns
ns
t
CK
t
CK
ns
t
CK
t
CK
t
CK
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
21
15
13,14
18
8,19
8,20
6
6
6
6
13,14
16
16
22
22
14,17
14,17
17
Notes
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May, 2005
Rev. 0
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com