欢迎访问ic37.com |
会员登录 免费注册
发布采购

WEDPN8M64V-100B2M 参数 Datasheet PDF下载

WEDPN8M64V-100B2M图片预览
型号: WEDPN8M64V-100B2M
PDF下载: 下载PDF文件 查看货源
内容描述: 8Mx64同步DRAM [8Mx64 Synchronous DRAM]
分类和应用: 存储动态存储器
文件页数/大小: 15 页 / 460 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第2页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第3页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第4页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第5页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第6页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第7页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第8页浏览型号WEDPN8M64V-100B2M的Datasheet PDF文件第9页  
White Electronic Designs
8Mx64 Synchronous DRAM
FEATURES
High Frequency = 100, 125, 133MHz
Package:
• 219 Plastic Ball Grid Array (PBGA), 21 x 21mm
Single 3.3V ±0.3V power supply
Unbuffered
Fully synchronous; all signals registered on positive edge of
system clock cycle
Internal pipelined operation; column address can be changed
every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
4,096 refresh cycles
Commercial, Industrial and Military Temperature Ranges
Organized as 8M x 64
• User Configurable as 2 x 8M x 32 or
4 x 8M x 16
Weight: WEDPN8M64V-XB2X - 2 grams typical
WEDPN8M64V-XB2X
GENERAL DESCRIPTION
The 64MByte (512Mb) SDRAM is a high-speed CMOS,
dynamic random-access memory using 4 chips containing
134,217,728 bits. Each chip is internally configured as a
quad-bank DRAM with a synchronous interface. Each of
the chip’s 33,554,432-bit banks is organized as 4,096 rows
by 512 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0, BA1 select the bank; A0-
11 select the row). The address bits registered coincident
with the READ or WRITE command are used to select the
starting column location for the burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 512Mb SDRAM uses an internal pipelined architecture
to achieve high-speed operation. This architecture is
compatible with the 2n rule of prefetch architectures, but
it also allows the column address to be changed on every
clock cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other
three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
BENEFITS
58% SPACE SAVINGS
Reduced part count
Reduced trace lengths for lower parasitic capacitance
Laminate interposer for optimum TCE match
Suitable for hi-reliability applications
Upgradeable to 16M x 64 density (WEDPN16M64V-XB2X)
* This product is subject to change without notice.
Discrete Approach
11.9
ACTUAL SIZE
21
22.3
WEDPN8M64V-XB2X
21
S
A
V
I
N
G
S
58%
Area
January 2005
Rev. 2
4 x 265mm
2
= 1060mm
2
1
441mm
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com