欢迎访问ic37.com |
会员登录 免费注册
发布采购

WF4M32-100H2I5 参数 Datasheet PDF下载

WF4M32-100H2I5图片预览
型号: WF4M32-100H2I5
PDF下载: 下载PDF文件 查看货源
内容描述: 4MX32 5V闪存模块 [4Mx32 5V FLASH MODULE]
分类和应用: 闪存内存集成电路
文件页数/大小: 15 页 / 310 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WF4M32-100H2I5的Datasheet PDF文件第2页浏览型号WF4M32-100H2I5的Datasheet PDF文件第3页浏览型号WF4M32-100H2I5的Datasheet PDF文件第4页浏览型号WF4M32-100H2I5的Datasheet PDF文件第5页浏览型号WF4M32-100H2I5的Datasheet PDF文件第6页浏览型号WF4M32-100H2I5的Datasheet PDF文件第7页浏览型号WF4M32-100H2I5的Datasheet PDF文件第8页浏览型号WF4M32-100H2I5的Datasheet PDF文件第9页  
White Electronic Designs
FEATURES
n
n
Packaging:
• 66 pin, PGA Type, 1.385" square, Hermetic
Ceramic HIP (Package 402).
• 68 lead, 40mm Low Profile CQFP ( Package
502 ), 3.5mm (0.140") height.
• 68 lead, Hermetic CQFP (G2T), 22.4mm
(0.880") square (Package 509) 4.57mm
(0.180") height. Designed to fit JEDEC 68
lead 0.990CQFJ footprint (Fig. 3)
n
Sector Architecture
• 32 equal size sectors of 64KBytes per each
2Mx8 chip
• Any combination of sectors can be erased. Also
supports full chip erase.
n
Minimum 100,000 Write/Erase Cycles Minimum
n
Organized as 4Mx32
WF4M32-XXX5
PRELIMINARY*
4MX32 5V FLASH MODULE, SMD 5962-97612 (pending)
Access Times of 100, 120, 150ns
n
User configurable as 8Mx16 or 16Mx8 in HIP and
G4T packages.
n
Commercial, Industrial, and Military Temperature Ranges
n
5 Volt Read and Write. 5V ± 10% Supply.
n
Low Power CMOS
n
Data Polling and Toggle Bit feature for detection of
program or erase cycle completion.
n
Supports reading or programming data to a sector
not being erased.
n
RESET pin resets internal state machine to the read
mode.
n
Built-in Decoupling Caps and Multiple Ground
Pins for Low Noise Operation, Separate Power
and Ground Planes to improve noise immunity
*This data sheet describes a product under development, not fully
characterized, and is subject to change without notice.
Note:
For programming information refer to Flash Programming 16M5 Application Note.
F
IG
. 1
1
I/O
8
I/O
9
I/O
10
A
14
A
16
A
11
A
0
A
18
I/O
0
I/O
1
I/O
2
11
P
IN
C
ONFIGURATION
F
OR
WF4M32-XH2X5
T
OP
V
IEW
12
RESET
P
IN
D
ESCRIPTION
I/O
0-31
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Reset
A
0-21
WE
CS
1-4
OE
23
I/O
15
I/O
14
I/O
13
I/O
12
OE
A
17
WE
I/O
7
I/O
6
I/O
5
I/O
4
33
I/O
24
I/O
25
I/O
26
A
7
A
12
A
21
A
13
A
8
I/O
16
I/O
17
I/O
18
34
V
CC
CS
4
NC
I/O
27
A
4
A
5
A
6
A20
CS
3
GND
I/O
19
44
45
I/O
31
I/O
30
I/O
29
I/O
28
A
1
A
2
A
3
56
CS
2
GND
I/O
11
A
10
A
9
A
15
V
CC
CS
1
A
19
I/O
3
22
V
CC
GND
RESET
B
LOCK
D
IAGRAM
CS
1
A
21
CS
2
CS
3
CS
4
I/O
23
I/O
22
OE
WE
I/O
21
I/O
20
55
66
A
0-20
RESET
2M x 8
2M x 8
2Mx 8
2M x 8
2M
x 8
2M
x 8
2M
x 8
2M
x 8
I/O
0-7
I/O
8-15
I/O
16-23
I/O
24-31
August 2002 Rev. 4
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com