Preliminary W24100
128K
×
8 CMOS STATIC RAM
GENERAL DESCRIPTION
The W24100 is a normal-speed, very low-power CMOS static RAM organized as 131072
×
8 bits that
operates on a single 5-volt power supply. This device is manufactured using Winbond's high
performance CMOS technology.
FEATURES
•
•
•
•
•
•
Low power consumption:
−
Active: 385 mW (max.)
Access time: 70 nS
Single 5V power supply
Fully static operation
All inputs and outputs directly TTL compatible
Three-state outputs
•
•
•
Battery back-up operation capability
Data retention voltage: 2V (min.)
Packaged in 32-pin 600 mil DIP, 450 mil SOP,
standard type one TSOP (8 mm
×
20 mm) and
small type one TSOP (8 mm
×
13.4 mm)
PIN CONFIGURATIONS
BLOCK DIAGRAM
CLK GEN.
A16
PRECHARGE CKT.
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O1
I/O2
I/O3
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
V
DD
A15
CS2
WE
A13
A8
A9
A11
OE
A10
CS1
I/O 8
I/O 7
I/O 6
I/O5
I/O4
A14
A12
A4
A3
A2
A7
A6
A5
A9
I/O1
:
I/O8
DATA
CNTRL.
CLK
GEN.
WE
CS1
CS2
OE
A15 A13 A8 A1 A0 A11A10
I/O CKT.
COLUMN DECODER
D
E
C
O
D
E
R
R
O
W
CORE CELL ARRAY
1024 ROWS
128 X 8 COLUMNS
32-pin
SOP
25
24
23
22
21
20
19
18
17
PIN DESCRIPTION
SYMBOL
A0−A16
I/O1−I/O8
CS1, CS2
WE
OE
V
DD
V
SS
NC
DESCRIPTION
Address Inputs
Data Inputs/Outputs
Chip Select Input
Write Enable Input
Output Enable Input
Power Supply
Ground
No Connection
A11
A9
A8
A13
WE
CS2
A15
V
DD
NC
A16
A14
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32-pin
TSOP
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE
A10
CS1
I/O8
I/O7
I/O6
I/O5
I/O4
V
SS
I/O3
I/O2
I/O1
A0
A1
A2
A3
-1-
Publication Release Date: October 1999
Revision A1
WINBOND [ WINBOND ]
