欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25X80AVZPIG 参数 Datasheet PDF下载

W25X80AVZPIG图片预览
型号: W25X80AVZPIG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M位, 2M位, 4M位和8M位串行闪存4KB扇区输出和双输出的SPI [1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI]
分类和应用: 闪存存储内存集成电路输出元件时钟
文件页数/大小: 45 页 / 1326 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25X80AVZPIG的Datasheet PDF文件第3页浏览型号W25X80AVZPIG的Datasheet PDF文件第4页浏览型号W25X80AVZPIG的Datasheet PDF文件第5页浏览型号W25X80AVZPIG的Datasheet PDF文件第6页浏览型号W25X80AVZPIG的Datasheet PDF文件第8页浏览型号W25X80AVZPIG的Datasheet PDF文件第9页浏览型号W25X80AVZPIG的Datasheet PDF文件第10页浏览型号W25X80AVZPIG的Datasheet PDF文件第11页  
W25X10A, W25X20A, W25X40A, W25X80A
7.1
Package Types
All parts are offered in an 8-pin plastic 150-mil width SOIC (package code SN)
(1)
as shown in figure 1a
and the 8-pad 6x5-mm WSON (package code ZP) as shown in figure 1c, and 1d respectively. The
W25X40A and W25X80A are offered in both the 8-pin plastic 208-mil width SOIC (package code SS)
as shown in figure 1b and the 8-pin 300-mil DIP (package code DA). Package diagrams and
dimensions are illustrated at the end of this datasheet.
7.2
Chip Select (/CS)
The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is
deselected and the Serial Data Output (DO) pin is at high impedance. When deselected, the devices
power consumption will be at standby levels unless an internal erase, program or status register cycle
is in progress. When /CS is brought low the device will be selected, power consumption will increase
to active levels and instructions can be written to and data read from the device. After power-up, /CS
must transition from high to low before a new instruction will be accepted. The /CS input must track
the VCC supply level at power-up (see “Write Protection” and figure 20). If needed a pull-up resister
on /CS can be used to accomplish this.
7.3
Serial Data Output (DO)
The SPI Serial Data Output (DO) pin provides a means for data and status to be serially read from
(shifted out of) the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.
7.4
Write Protect (/WP)
The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in
conjunction with the Status Register’s Block Protect (BP2, BP1, and BP0) bits and Status Register
Protect (SRP) bit, a portion or the entire memory array can be hardware protected. The /WP pin is
active low.
7.5
HOLD (/HOLD)
The Hold (/HOLD) pin allows the device to be paused while it is actively selected. When /HOLD is
brought low, while /CS is low, the DO pin will be at high impedance and signals on the DIO and CLK
pins will be ignored (don’t care). When /HOLD is brought high, device operation can resume. The
/HOLD function can be useful when multiple devices are sharing the same SPI signals. (“See Hold
function”)
7.6
Serial Clock (CLK)
The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. (“See
SPI Operations”)
7.7
Serial Data Input / Output (DIO)
The SPI Serial Data Input/Output (DIO) pin provides a means for instructions, addresses and data to
be serially written to (shifted into) the device. Data is latched on the rising edge of the Serial Clock
(CLK) input pin. The DIO pin is also used as an output when the Fast Read Dual Output instruction is
executed.
Note 1: See “Valid Part Number and Top Side Marking” Section, Note 2 for special ordering information.
-7-
Publication Release Date: August 7, 2009
Revision F