欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83194AR-W 参数 Datasheet PDF下载

W83194AR-W图片预览
型号: W83194AR-W
PDF下载: 下载PDF文件 查看货源
内容描述: 150MHZ时钟WHITNEY CHIPSET [150MHZ CLOCK FOR WHITNEY CHIPSET]
分类和应用: 时钟
文件页数/大小: 12 页 / 170 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83194AR-W的Datasheet PDF文件第2页浏览型号W83194AR-W的Datasheet PDF文件第3页浏览型号W83194AR-W的Datasheet PDF文件第4页浏览型号W83194AR-W的Datasheet PDF文件第5页浏览型号W83194AR-W的Datasheet PDF文件第6页浏览型号W83194AR-W的Datasheet PDF文件第7页浏览型号W83194AR-W的Datasheet PDF文件第8页浏览型号W83194AR-W的Datasheet PDF文件第9页  
W83194AR-W
150MHZ CLOCK FOR WHITNEY CHIPSET
1.0 GENERAL DESCRIPTION
The W83194AR-W is a Clock Synthesizer for Intel Whitney chipset. W83194AR-W provides all
clocks required for high-speed RISC or CISC microprocessor and also provides 64 different
frequencies of CPU, SDRAM, PCI, 3V66, IOAPIC clocks frequency setting. All clocks are externally
selectable with smooth transitions.
The W83194AR-W provides I
2
C serial bus interface to program the registers to enable or disable
each clock outputs and provides 0.5% and 0.75% center type spread spectrum to reduce EMI.
The W83194AR-W accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply.
High drive PCI and SDRAM CLOCK outputs typically provide greater than 1 V /ns slew rate into 30
pF loads. CPU CLOCK outputs typically provide better than 1 V /ns slew rate into 20 pF loads as
maintaining 50¡Ó 5% duty cycle. The fixed frequency outputs as REF, 24MHz, and 48 MHz provide
better than 0.5V /ns slew rate.
2.0 PRODUCT FEATURES
2 CPU clocks
9 SDRAM clocks for 2 DIMMs
8 PCI synchronous clocks.
Optional single or mixed supply:
(VddR = VddP=VddS = Vdd48 = Vdd3 = 3.3V, VddA=VddC=2.5V)
Skew form CPU to PCI clock -1 to 4 ns, center 2.6 ns
Smooth frequency switch with selections from 66.8 to 150MHz
I
2
C 2-Wire serial interface and I
2
C read back
0.5% and 0.75% center type spread spectrum
Programmable registers to enable/stop each output and select modes
(mode as Tri-state or Normal )
Two 48 MHz pins for USB
24 MHz for super I/O
48-pin SSOP package
-1-
Publication Release Date: May. 1999
Revision 0.50