W90N745CD/W90N745CDG
•
•
Supports 7 bit addressing mode
Software mode I
2
C
Universal Serial Interface (USI)
•
•
•
•
•
•
•
•
•
1-channel USI
Support USI (Microwire/SPI) master mode
Full duplex synchronous serial data transfer
Variable length of transfer word up to 32 bits
Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
MSB or LSB first data transfer
Rx and Tx on both rising or falling edge of serial clock independently
Two slave/device select lines
Fully static synchronous design with one clock domain
2-Channel AC97/I²S Audio Codec Host Interface
•
•
•
•
AHB master port and an AHB slave port are offered in audio controller.
Always 8-beat incrementing burst
Always bus lock when 8-beat incrementing burst
When reach middle and end address of destination address, a DMA_IRQ is requested to CPU
automatically
KeyPad Scan Interface
•
•
•
•
Scan up to 16 rows by 8 columns with an external 4 to 16 decoder and 4x8 array without auxiliary
component
Programmable debounce time
One or two keys scan with interrupt and three keys reset function.
Wakeup CPU from IDEL/Power Down mode
PS2 Host Interface
•
•
•
APB slave consisted of PS2 protocol.
Connect IBM keyboard or bar-code reader through PS2 interface.
Provide hardware scan code to ASCII translation
-5-
Publication Release Date: September 22, 2006
Revision A2