欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8725GED/V 参数 Datasheet PDF下载

WM8725GED/V图片预览
型号: WM8725GED/V
PDF下载: 下载PDF文件 查看货源
内容描述: 99分贝立体声DAC [99dB Stereo DAC]
分类和应用:
文件页数/大小: 12 页 / 143 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8725GED/V的Datasheet PDF文件第1页浏览型号WM8725GED/V的Datasheet PDF文件第2页浏览型号WM8725GED/V的Datasheet PDF文件第3页浏览型号WM8725GED/V的Datasheet PDF文件第4页浏览型号WM8725GED/V的Datasheet PDF文件第6页浏览型号WM8725GED/V的Datasheet PDF文件第7页浏览型号WM8725GED/V的Datasheet PDF文件第8页浏览型号WM8725GED/V的Datasheet PDF文件第9页  
WM8725  
Production Data  
ELECTRICAL CHARACTERISTICS  
Test Conditions  
VDD = 5V, GND = 0V, TA = +25oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.  
PARAMETER  
Digital Logic Levels  
Input LOW level  
SYMBOL  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
VIL  
VIH  
0.8  
V
V
Input HIGH level  
2.0  
Analogue Output Levels  
Load Resistance  
To midrail or AC coupled  
(5V supply)  
1
1
k  
kΩ  
To midrail or AC coupled  
(3V supply)  
Maximum capacitance load  
Output DC level  
5V or 3V  
100  
pF  
V
V
DD/2  
Reference Levels  
Potential divider resistance  
80  
100  
2.5  
120  
2.7  
kΩ  
V
DD to CAP and CAP to GND  
VDD = 5V  
Voltage at CAP  
2.3  
V
DAC Circuit Specifications  
SNR (Note 1)  
VDD = 5V  
VDD = 3V  
90  
99  
97  
dB  
dB  
Full scale output voltage  
Into 10kohm VDD = 5V, 0dB  
0.9  
1.0  
0.6  
0.01  
92  
1.1  
0.02  
VRMS  
VRMS  
%
Into 10kohm VDD = 3V, 0dB  
THD (Full scale)  
0dB  
THD+N (Dynamic range)  
Frequency response  
Transition band  
-60dB  
dB  
0
20,000  
Hz  
20,000  
Hz  
Out of band rejection  
Channel Separation  
-40  
90  
1
dB  
dB  
Gain mismatch  
5
%FSR  
channel-to-channel  
Audio Data Input and System Clock Timing Information  
BCKIN pulse cycle time  
tBCY  
tBCH  
tBCL  
tBL  
100  
50  
50  
30  
30  
ns  
ns  
ns  
ns  
ns  
BCKIN pulse width high  
BCKIN pulse width low  
BCKIN rising edge to LRCIN edge  
LRCIN rising edge to BCKIN  
rising edge  
tLB  
DIN setup time  
tDS  
tDH  
tSCKIH  
tSCKIL  
30  
30  
13  
13  
ns  
ns  
ns  
ns  
DIN hold time  
System clock pulse width high  
System clock pulse width low  
Notes:  
1. Ratio of output level with 1kHz full scale input, to the output level with all zeros into the digital input, measured  
“A” weighted over a 20Hz to 20kHz bandwidth.  
2. All performance measurements done with 20kHz low pass filter. Failure to use such a filter will result in higher  
THD+N and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass  
filter removes out of band noise; although it is not audible, it may affect dynamic specification values.  
PD Rev 4.1 August 2004  
w
5