欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8753LGEFL/V 参数 Datasheet PDF下载

WM8753LGEFL/V图片预览
型号: WM8753LGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: Hi-Fi和电话双通道编解码器 [Hi-Fi and Telephony Dual CODEC]
分类和应用: 解码器编解码器电话
文件页数/大小: 92 页 / 1038 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8753LGEFL/V的Datasheet PDF文件第1页浏览型号WM8753LGEFL/V的Datasheet PDF文件第3页浏览型号WM8753LGEFL/V的Datasheet PDF文件第4页浏览型号WM8753LGEFL/V的Datasheet PDF文件第5页浏览型号WM8753LGEFL/V的Datasheet PDF文件第6页浏览型号WM8753LGEFL/V的Datasheet PDF文件第7页浏览型号WM8753LGEFL/V的Datasheet PDF文件第8页浏览型号WM8753LGEFL/V的Datasheet PDF文件第9页  
Pre-Production  
WM8753L  
TABLE OF CONTENTS  
DESCRIPTION .......................................................................................................1  
FEATURES ............................................................................................................1  
APPLICATIONS.....................................................................................................1  
TABLE OF CONTENTS .........................................................................................2  
PIN CONFIGURATION - QFN................................................................................4  
PIN CONFIGURATION - BGA ...............................................................................4  
ORDERING INFORMATION ..................................................................................4  
PIN DESCRIPTION ................................................................................................5  
ABSOLUTE MAXIMUM RATINGS.........................................................................6  
SIMULATED THERMAL PROPERTIES......................................................................... 6  
RECOMMENDED OPERATING CONDITIONS .....................................................6  
ELECTRICAL CHARACTERISTICS......................................................................7  
TERMINOLOGY ............................................................................................................ 9  
OUTPUT PGA’S LINEARITY....................................................................................... 10  
SIGNAL TIMING REQUIREMENTS.....................................................................12  
SYSTEM CLOCK TIMING ........................................................................................... 12  
MODE/GPIO3 AND CSB/GPIO5 LATCH ON POWERUP TIMING .............................. 12  
AUDIO INTERFACE TIMING – MASTER MODE......................................................... 13  
AUDIO INTERFACE TIMING – SLAVE MODE............................................................ 14  
CONTROL INTERFACE TIMING – 3-WIRE MODE..................................................... 15  
CONTROL INTERFACE TIMING – 2-WIRE MODE..................................................... 16  
INTERNAL POWER ON RESET CIRCUIT ..........................................................17  
DEVICE DESCRIPTION.......................................................................................18  
INTRODUCTION ......................................................................................................... 18  
INPUT SIGNAL PATH.................................................................................................. 20  
MICROPHONE INPUTS ............................................................................................. 24  
PGA CONTROL........................................................................................................... 28  
AUTOMATIC LEVEL CONTROL (ALC) ....................................................................... 31  
3D STEREO ENHANCEMENT .................................................................................... 34  
OUTPUT SIGNAL PATH.............................................................................................. 36  
ANALOGUE OUTPUTS............................................................................................... 42  
HEADPHONE SWITCH ............................................................................................... 46  
HEADPHONE OUTPUT............................................................................................... 47  
INTERRUPT CONTROLLER ....................................................................................... 48  
GENERAL PURPOSE INPUT/OUTPUT ...................................................................... 51  
DIGITAL AUDIO INTERFACES ................................................................................... 53  
AUDIO INTERFACES CONTROL................................................................................ 58  
CONTROL INTERFACE .............................................................................................. 62  
MASTER CLOCK AND PHASE LOCKED LOOP......................................................... 66  
AUDIO SAMPLE RATES ............................................................................................. 69  
POWER SUPPLIES..................................................................................................... 71  
POWER MANAGEMENT............................................................................................. 72  
REGISTER MAP.......................................................................................................... 77  
DIGITAL FILTER CHARACTERISTICS...............................................................79  
TERMINOLOGY .......................................................................................................... 80  
DAC FILTER RESPONSES......................................................................................... 81  
ADC FILTER RESPONSES......................................................................................... 82  
VOICE FILTER RESPONSES..............................................................................84  
VOICE DAC FILTER RESPONSES............................................................................. 84  
VOICE ADC FILTER RESPONSES............................................................................. 84  
PP Rev 3.4 November 2005  
w
2