WM8775
Product Preview
BCLK
(Output)
t
DL
ADCLRC
(Output)
t
DDA
DOUT
Figure 3 Digital Audio Data Timing – Master Mode
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND=0V, DGND = 0V, T
A
= +25
o
C, Master Mode, fs = 48kHz, MCLK = 256fs unless otherwise
stated.
PARAMETER
ADCLRC propagation delay
from BCLK falling edge
DOUT propagation delay
from BCLK falling edge
SYMBOL
t
DL
t
DDA
TEST CONDITIONS
MIN
0
0
TYP
MAX
10
10
UNIT
ns
ns
Audio Data Input Timing Information
Table 2 Digital Audio Data Timing – Master Mode
DIGITAL AUDIO INTERFACE – SLAVE MODE
BCLK
WM8775
ADCLRC
ADC
DOUT
DVD
Controller
Figure 4 Audio Interface – Slave Mode
w
PP Rev 1.8, June 2004
8