欢迎访问ic37.com |
会员登录 免费注册
发布采购

XWM8711EDS 参数 Datasheet PDF下载

XWM8711EDS图片预览
型号: XWM8711EDS
PDF下载: 下载PDF文件 查看货源
内容描述: 互联网音频DAC ,集成耳机驱动器 [Internet Audio DAC with Integrated Headphone Driver]
分类和应用: 驱动器
文件页数/大小: 36 页 / 379 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号XWM8711EDS的Datasheet PDF文件第2页浏览型号XWM8711EDS的Datasheet PDF文件第3页浏览型号XWM8711EDS的Datasheet PDF文件第4页浏览型号XWM8711EDS的Datasheet PDF文件第5页浏览型号XWM8711EDS的Datasheet PDF文件第7页浏览型号XWM8711EDS的Datasheet PDF文件第8页浏览型号XWM8711EDS的Datasheet PDF文件第9页浏览型号XWM8711EDS的Datasheet PDF文件第10页  
WM8711
POWER CONSUMPTION
OSCPD
OUTPD
DACPD
MODE DESCRIPTION
POWEROFF
CLKOUTPD
CURRENT CONSUMPTION
Product Preview
MIN
Playback
Playback Oscillator and
CLKOUT disabled
Standby
Power Down
0
0
0
1
0
1
1
X
0
1
1
X
0
0
1
X
0
0
1
1
TYP
7
6
0.05
0.01
MAX
UNITS
mA
mA
mA
mA
Table 1 Powerdown Mode Current Consumption Examples
Notes:
1.
2.
3.
AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T
A
= +25
o
C. Slave Mode, fs = 48kHz,
MCLK = 256fs (12.288MHz).
All figures are quiescent, with no signal.
The power dissipation in the headphone itself not included in the above table.
MASTER CLOCK TIMING
t
XTIL
MCLK
t
XTIH
t
XTIY
Figure 1 System Clock Timing Requirements
Test Conditions
AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T
A
= +25
o
C, Slave Mode fs = 48kHz, MCLK =
256fs unless otherwise stated.
PARAMETER
System Clock Timing Information
MCLK System clock pulse width high
MCLK System clock pulse width low
MCLK System clock cycle time
MCLK Duty cycle
SYMBOL
T
XTIH
T
XTIL
T
XTIY
TEST CONDITIONS
MIN
18
18
54
40:60
TYP
MAX
UNIT
ns
ns
ns
60:40
WOLFSON MICROELECTRONICS LTD
PP Rev 1.2 November 2000
6