欢迎访问ic37.com |
会员登录 免费注册
发布采购

X4285S8 参数 Datasheet PDF下载

X4285S8图片预览
型号: X4285S8
PDF下载: 下载PDF文件 查看货源
内容描述: CPU监控器, 128K EEPROM [CPU Supervisor with 128K EEPROM]
分类和应用: 光电二极管监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 22 页 / 405 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X4285S8的Datasheet PDF文件第1页浏览型号X4285S8的Datasheet PDF文件第3页浏览型号X4285S8的Datasheet PDF文件第4页浏览型号X4285S8的Datasheet PDF文件第5页浏览型号X4285S8的Datasheet PDF文件第6页浏览型号X4285S8的Datasheet PDF文件第7页浏览型号X4285S8的Datasheet PDF文件第8页浏览型号X4285S8的Datasheet PDF文件第9页  
X4283/85 – Preliminary Information
standard Vtrip thresholds are available, however, Xicor’s
unique circuits allow the threshold to be reprogrammed
to meet custom requirements or to fine-tune the thresh-
old for applications requiring higher precision.
The memory portion of the device is a CMOS Serial
EEPROM array with Xicor’s Block Lock protection. The
array is internally organized as 64 bytes per page. The
device features an 2-wire interface and software proto-
col allowing operation on an 2-wire bus.
PIN CONFIGURATION
8-Pin JEDEC SOIC
S
0
S
1
RST/RST
V
SS
1
2
3
4
8
7
6
5
V
CC
WP
SCL
SDA
8-Pin TSSOP
WP
V
CC
S
0
S
1
1
2
3
4
8
7
6
5
SCL
SDA
V
SS
RST/RST
PIN DESCRIPTION
Pin
(SOIC)
1
2
3
Pin
(TSSOP)
3
4
5
Name
S
0
S
1
RESET/
Device Select Input
Device Select Input
Function
RESET
Reset Output
. RESET/RESET is an active LOW/HIGH, open drain output which
goes active whenever V
CC
falls below the minimum V
CC
sense level. It will remain
active until V
CC
rises above the minimum V
CC
sense level for 250ms. RESET/
RESET goes active if the Watchdog Timer is enabled and SDA remains either
HIGH or LOW longer than the selectable Watchdog time out period. A falling edge
on SDA, while SCL is HIGH, resets the Watchdog Timer. RESET/RESET goes
active on power up and remains active for 250ms after the power supply stabilizes.
Ground
Serial Data.
SDA is a bidirectional pin used to transfer data into and out of the
device. It has an open drain output and may be wire ORed with other open drain
or open collector outputs. This pin requires a pull up resistor and the input buffer
is always active (not gated).
Watchdog Input.
A HIGH to LOW transition on the SDA (while SCL is HIGH) restarts
the Watchdog timer. The absence of a HIGH to LOW transition within the watchdog
time out period results in RESET/RESET going active.
Serial Clock.
The Serial Clock controls the serial bus timing for data input and output.
Write Protect.
WP HIGH used in conjunction with WPEN bit prevents writes to
the control register.
Supply Voltage
4
5
6
7
V
SS
SDA
6
7
8
8
1
2
SCL
WP
V
CC
REV 1.17 11/27/00
www.xicor.com
Characteristics subject to change without notice.
2 of 22