欢迎访问ic37.com |
会员登录 免费注册
发布采购

X9250UV24-2.7 参数 Datasheet PDF下载

X9250UV24-2.7图片预览
型号: X9250UV24-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道数字电位器( XDCP ) [Quad Digitally Controlled Potentiometers (XDCP)]
分类和应用: 转换器电位器电阻器光电二极管
文件页数/大小: 21 页 / 182 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X9250UV24-2.7的Datasheet PDF文件第7页浏览型号X9250UV24-2.7的Datasheet PDF文件第8页浏览型号X9250UV24-2.7的Datasheet PDF文件第9页浏览型号X9250UV24-2.7的Datasheet PDF文件第10页浏览型号X9250UV24-2.7的Datasheet PDF文件第12页浏览型号X9250UV24-2.7的Datasheet PDF文件第13页浏览型号X9250UV24-2.7的Datasheet PDF文件第14页浏览型号X9250UV24-2.7的Datasheet PDF文件第15页  
X9250
D.C. OPERATING CHARACTERISTICS
(Over the recommended operating conditions unless otherwise specified.)
Limits
Symbol
I
CC1
I
CC2
I
SB
I
LI
I
LO
V
IH
V
IL
V
OL
Parameter
V
CC
supply current
(active)
V
CC
supply current
(nonvolatile write)
V
CC
current (standby)
Input leakage current
Output leakage current
Input HIGH voltage
Input LOW voltage
Output LOW voltage
Min.
Typ.
Max.
400
1
5
10
10
Unit
µA
mA
µA
µA
µA
V
V
V
Test Conditions
f
SCK
= 2MHz, SO = Open,
Other Inputs = V
SS
f
SCK
= 2MHz, SO = Open,
Other Inputs = V
SS
SCK = SI = V
SS
, Addr. = V
SS
V
IN
= V
SS
to V
CC
V
OUT
= V
SS
to V
CC
V
CC
x 0.7
–0.5
V
CC
+ 0.1
V
CC
x 0.3
0.4
I
OL
= 3mA
ENDURANCE AND DATA RETENTION
Parameter
Minimum endurance
Data retention
Min.
100,000
100
Unit
Data changes per bit per register
Years
CAPACITANCE
Symbol
C
OUT
(5)
C
IN
(5)
Test
Output capacitance (SO)
Input capacitance (A0, A1, SI, and SCK, CS)
Max.
8
6
Unit
pF
pF
Test Conditions
V
OUT
= 0V
V
IN
= 0V
POWER-UP TIMING
Symbol
t
PUR
(6)
t
PUW
(6)
t
R
V
CC
(7)
Parameter
Power-up to initiation of read operation
Power-up to initiation of write operation
V
CC
power up ramp rate
Min.
Max.
1
5
Unit
ms
ms
V/msec
0.2
50
POWER UP AND DOWN REQUIREMENT
The are no restrictions on the sequencing of the bias supplies V
CC
, V+, and V- provided that all three supplies reach
their final values within 1msec of each other. At all times, the voltages on the potentiometer pins must be less than
V+ and more than V-. The recall of the wiper position from nonvolatile memory is not in effect until all supplies reach
their final value. The V
CC
ramp rate spec is always in effect.
Notes:
(5) This parameter is periodically sampled and not 100% tested
(6) t
PUR
and t
PUW
are the delays required from the time the third (last) power supply (V
CC
, V+ or V-) is stable until the specific instruction can
be issued. These parameters are periodically sampled and not 100% tested.
(7) Sample tested only.
A.C. TEST CONDITIONS
I
nput pulse levels
Input rise and fall times
Input and output timing level
REV 1.1.5 1/31/03
V
CC
x 0.1 to V
CC
x 0.9
10ns
V
CC
x 0.5
www.xicor.com
Characteristics subject to change without notice.
11 of 21