欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC17S10PD8C 参数 Datasheet PDF下载

XC17S10PD8C图片预览
型号: XC17S10PD8C
PDF下载: 下载PDF文件 查看货源
内容描述: 斯巴达/ XL系列一次性可编程配置PROM [Spartan/XL Family One-Time Programmable Configuration PROMs]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器OTP只读存储器时钟
文件页数/大小: 11 页 / 156 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC17S10PD8C的Datasheet PDF文件第2页浏览型号XC17S10PD8C的Datasheet PDF文件第3页浏览型号XC17S10PD8C的Datasheet PDF文件第4页浏览型号XC17S10PD8C的Datasheet PDF文件第5页浏览型号XC17S10PD8C的Datasheet PDF文件第6页浏览型号XC17S10PD8C的Datasheet PDF文件第7页浏览型号XC17S10PD8C的Datasheet PDF文件第8页浏览型号XC17S10PD8C的Datasheet PDF文件第9页  
X-Ref Target - Figure 0
R
Spartan/XL Family One-Time Programmable
Configuration PROMs (XC17S00/XL)
Product Specification
DS030 (v1.12) June 20, 2008
Features
Configuration one-time programmable (OTP) read-only
memory designed to store configuration bitstreams for
Spartan
®
, and Spartan-XL FPGAs
Simple interface to the Spartan device requires only
one user I/O pin
Programmable reset polarity (active High or active Low)
Low-power CMOS floating-gate process
Available in 5V and 3.3V versions
Available in compact plastic 8-pin DIP, 8-pin VOIC, or
20-pin SOIC packages
Programming support by leading programmer
manufacturers
Lead-free (RoHS-compliant) packaging available
Design support using the Xilinx
®
Alliance and
Foundation™ series software packages
Guaranteed 20 year life data retention
Introduction
The Spartan family of PROMs provides an easy-to-use,
cost-effective method for storing Spartan device
configuration bitstreams.
When the Spartan device is in Master Serial mode, it
generates a configuration clock that drives the Spartan
FPGA PROM. A short access time after the rising clock
edge, data appears on the PROM DATA output pin that is
connected to the Spartan device D
IN
pin. The Spartan
device generates the appropriate number of clock pulses to
Spartan FPGA
XCS05
XCS05XL
XCS10
XCS10XL
XCS20
XCS20XL
XCS30
XCS30XL
XCS40
XCS40XL
XC2S50
(1)
XC2S100
(1)
XC2S150
(1)
Notes:
1.
For new Spartan-II FPGA designs, it is recommended to use the 17S00A family.
complete the configuration. Once configured, it disables the
PROM. When a Spartan device is in Slave Serial mode, the
PROM and the Spartan device must both be clocked by an
incoming signal.
For device programming, either the Xilinx Alliance or the
Foundation series development systems compiles the
Spartan device design file into a standard HEX format which
is then transferred to most commercial PROM programmers.
Configuration Bits
53,984
54,544
95,008
95,752
178,144
179,160
247,968
249,168
329,312
330,696
559,200
781,216
1,040,096
Compatible Spartan PROM
XC17S05
XC17S05XL
XC17S10
XC17S10XL
XC17S20
XC17S20XL
XC17S30
XC17S30XL
XC17S40
XC17S40XL
XC17S50XL
XC17S100XL
XC17S150XL
© Copyright 1998-2008 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. All other trademarks are the property of their respective owners.
DS030 (v1.12) June 20, 2008
Product Specification
1