欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC2VP40-5FF1152C 参数 Datasheet PDF下载

XC2VP40-5FF1152C图片预览
型号: XC2VP40-5FF1152C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Virtex -II Pro和的Virtex - II Pro X中FPGA平台 [Virtex-II Pro and Virtex-II Pro X Platform FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 430 页 / 3124 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第2页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第3页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第4页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第5页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第6页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第7页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第8页浏览型号XC2VP40-5FF1152C的Datasheet PDF文件第9页  
1
R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs:
Complete Data Sheet
Product Specification
DS083 (v4.7) November 5, 2007
0
Module 1:
Introduction and Overview
Summary of Features
General Description
Architecture
IP Core and Reference Support
Device/Package Combinations and Maximum I/O
Ordering Information
Module 3:
DC and Switching Characteristics
Electrical Characteristics
Performance Characteristics
Switching Characteristics
Pin-to-Pin Output Parameter Guidelines
Pin-to-Pin Input Parameter Guidelines
DCM Timing Parameters
Source-Synchronous Switching Characteristics
Module 2:
Functional Description
Functional Description: RocketIO™ X Multi-Gigabit
Transceiver
Functional Description: RocketIO Multi-Gigabit
Transceiver
Functional Description: Processor Block
Functional Description: PowerPC™ 405 Core
Functional Description: FPGA
-
-
-
-
-
-
-
-
-
-
Input/Output Blocks (IOBs)
Digitally Controlled Impedance (DCI)
On-Chip Differential Termination
Configurable Logic Blocks (CLBs)
3-State Buffers
CLB/Slice Configurations
18-Kb Block SelectRAM™ Resources
18-Bit x 18-Bit Multipliers
Global Clock Multiplexer Buffers
Digital Clock Manager (DCM)
Module 4:
Pinout Information
Pin Definitions
Pinout Tables
-
-
-
-
-
-
-
-
-
-
FG256/FGG256 Wire-Bond Fine-Pitch BGA Package
FG456/FGG456 Wire-Bond Fine-Pitch BGA Package
FG676/FGG676 Wire-Bond Fine-Pitch BGA Package
FF672 Flip-Chip Fine-Pitch BGA Package
FF896 Flip-Chip Fine-Pitch BGA Package
FF1148 Flip-Chip Fine-Pitch BGA Package
FF1152 Flip-Chip Fine-Pitch BGA Package
FF1517 Flip-Chip Fine-Pitch BGA Package
FF1696 Flip-Chip Fine-Pitch BGA Package
FF1704 Flip-Chip Fine-Pitch BGA Package
Routing
Configuration
IMPORTANT NOTE:
Page, figure, and table numbers begin at 1 for each module, and each module has its own Revision
History at the end. Use the PDF "Bookmarks" pane for easy navigation in this volume.
© 2002–2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is
a trademark of IBM Corp. and is used under license. All other trademarks are the property of their respective owners.
DS083 (v4.7) November 5, 2007
Product Specification
1