欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90223AG 参数 Datasheet PDF下载

MT90223AG图片预览
型号: MT90223AG
PDF下载: 下载PDF文件 查看货源
内容描述: 4/8/16端口IMA / TC PHY设备 [4/8/16 Port IMA/TC PHY Device]
分类和应用:
文件页数/大小: 155 页 / 895 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT90223AG的Datasheet PDF文件第2页浏览型号MT90223AG的Datasheet PDF文件第3页浏览型号MT90223AG的Datasheet PDF文件第4页浏览型号MT90223AG的Datasheet PDF文件第5页浏览型号MT90223AG的Datasheet PDF文件第6页浏览型号MT90223AG的Datasheet PDF文件第7页浏览型号MT90223AG的Datasheet PDF文件第8页浏览型号MT90223AG的Datasheet PDF文件第9页  
MT90222/3/4
4/8/16 Port IMA/TC PHY Device
Data Sheet
Features
IMA
Up to 16 T1, E1, J1, DSL links & up to 8 IMA
groups with 1 to 16 links/IMA group
1
Supports symmetrical & asymmetrical operation
CTC (common transmit) & ITC (independent
transmit) clocking modes
Pre-processing of RX ICP (IMA control protocol)
cells
IMA layer & per link statistics and alarms for
performance monitoring with MIB support
Ordering Information
MT90222AG
384 Pin PBGA
MT90224AG
384 Pin PBGA
MT90223AG
384 Pin PBGA
MT90223AG2
384 Pin PBGA**
MT90224AG2
384 Pin PBGA**
**Pb Free Tin/Silver/Copper
-40°C to +85°C
Trays
Trays
Trays
Trays
Traus
March 2006
HEC (header error control) verification &
generation, error detection, filler cell filtering (IMA
mode) and idle/unassigned cell filtering (TC
mode)
TC layer statistics and error counts i.e. HEC
errors with MIB support
TC and UNI
Supports mixed-mode operation: links not
assigned to an IMA group can be used in TC
mode
ATM framing using cell delineation
Standards Compliant
ATM Forum - IMA 1.1 (AF-PHY-0086.001) &
backwards compatible with IMA 1.0
ATM Forum - ATM over Fractional T1/E1 (AF-
PHY-0130.00)
ITU G.804 cell mapping & ITU I.432 cell
delineation
1. MT90222 supports up to 4 serial links with maximum 4 groups
to be used - groups 0,1,2,3.
MT90223 supports up to 8 serial links
MT90224 supports up to 16 serial links
RX External Static RAM
TDM Ring
RX
Utopia
Level 2
BUS
TX
Rx Utopia
FIFo
Internal IMA
Processors
(1 per group)
TDM
Ring
Control
S/P
T1/E1/DSL
Utopia
I/F CTRL
Cell
Delineator
CD Circuits (1 per link)
T1/E1/DSL
P/S
Tx Utopia
FIFo
Transmission
Convergence
TDM
Ring
Control
T1/E1/DSL
Serial TDM Ports
(1 per link, up to 10Mb/s
per link)
TC Circuits (1 per link)
Processor I/F
TDM Ring
Figure 1 - MT90222/3/4 Block Diagram (with Built-in IMA functions for up to 8 IMA Groups over
4/8/16 links)
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.