欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90502AG 参数 Datasheet PDF下载

MT90502AG图片预览
型号: MT90502AG
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道AAL2 SAR [Multi-Channel AAL2 SAR]
分类和应用: 电信集成电路异步传输模式ATM
文件页数/大小: 191 页 / 1240 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT90502AG的Datasheet PDF文件第2页浏览型号MT90502AG的Datasheet PDF文件第3页浏览型号MT90502AG的Datasheet PDF文件第4页浏览型号MT90502AG的Datasheet PDF文件第5页浏览型号MT90502AG的Datasheet PDF文件第6页浏览型号MT90502AG的Datasheet PDF文件第7页浏览型号MT90502AG的Datasheet PDF文件第8页浏览型号MT90502AG的Datasheet PDF文件第9页  
MT90502
Multi-Channel AAL2 SAR
Preliminary Datasheet
Features
AAL2 Segmentation Reassembly device
capable of simultaneously processing up to
1023 active CIDs (AAL2 Channel Identifier) and
1023 active VCs (Virtual Circuits).
Support for up to 255 CIDs per VC. Maximum of
1023 CIDs.
Implements AAL2 Common Part Sub-layer
(CPS) functions specified in ITU I.363.2.
Implements AAL2 Service Specific
Convergence Sub-layer (SSCS) functions for
G.711 PCM and G.726 ADPCM voice.
Supports 44-byte PCM or ADPCM packet
profiles specified in AF-VMOA-0145.00.
CPS packet payload can support up to
64-bytes.
Supports over-subscription of 10:1.
H.100/H.110 compatible TDM bus for PCM or
ADPCM data. Supports both master and slave
TDM bus clock operation.
TDM bus also supports compressed voice such
as ITU G.723, G.728 and G.729 through HDLC
encapsulation.
Three UTOPIA Level 1 ports configurable as
Memory Bank A
SSRAM
(max: 1M x18)
SDRAM
(max: 8M x16)
DS5420
ISSUE 1
November 2001
Ordering Information
MT90502AG
456 Pin Plastic BGA
0 to +70°C
PHY or ATM allowing for connection to an
external AAL5 SAR processor, or for chaining
multiple MT90502 devices. Ports A & B are
configurable as a single 8-bit UTOPIA Level 2
PHY port with 5 ADDR lines.
UTOPIA module provides a cell switching
function with a header translation.
Performs silence suppression for PCM and
ADPCM.
Comfort noise generation.
Capability to inject and recover CPS packets
through the CPU host processor bus.
8-bit or 16-bit microprocessor port, configurable
to Motorola or Intel timing.
Single rail 3.3 V, 456 PBGA.
IEEE 1149 (JTAG) interface.
Memory Bank B (Optional)
SSRAM
(max: 1M x18)
SDRAM
(max: 8M x16)
MT90502
Dual Memory Controller
UTOPIA
Module
RX
CPS Packets
AAL2 SAR
Receiver
Port
A
RxA Port
TxA Port
TDM Bus
4096 x 64 kbps
TDM
Module
Port
B
Clock and
Frame
Pulse
TX
CPS Packets
AAL2 SAR
Transmitter
Port
C
RxB Port
TxB Port
RxC Port
TxC Port
Clock
Recovery
and
Generation
CPU Interface
JTAG Interface
Figure 1 - MT90502 Functional Block
1