欢迎访问ic37.com |
会员登录 免费注册
发布采购

VP215 参数 Datasheet PDF下载

VP215图片预览
型号: VP215
PDF下载: 下载PDF文件 查看货源
内容描述: 双90MHz的6位模数转换器 [Dual 90MHz 6-Bit Analog to Digital Converter]
分类和应用: 转换器模数转换器
文件页数/大小: 7 页 / 110 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号VP215的Datasheet PDF文件第2页浏览型号VP215的Datasheet PDF文件第3页浏览型号VP215的Datasheet PDF文件第4页浏览型号VP215的Datasheet PDF文件第5页浏览型号VP215的Datasheet PDF文件第6页浏览型号VP215的Datasheet PDF文件第7页  
VP215
Dual 90MHz 6-Bit Analog to Digital Converter
Preliminary Information
DS4068 - 1.4 May 1996
The VP215 is a dual 90MHz 6-bit Analog to Digital
Converter designed for use in consumer satellite receivers
and
decoders,
video
systems,
multimedia
and
communications applications.
Operating from a single +5V supply, the VP215 includes
an on-chip high bandwidth ADC driver amplifier, a 6-bit ADC
and digital I/O that can be interfaced to either +5V or +3V.
The VP215 also has the necessary bias voltages for the
reference resistor chain in the 'flash' architecture of the ADC.
CLKIN
V
CCD
DGND
VRT
COMPA
VINA
AGND
V
CCA
VRM
COMPB
VINB
VRB
N.C.
N.C.
1
2
3
4
5
6
7
28
27
26
25
24
23
22
21
20
19
18
17
16
15
DA5
DA4
DA3
DA2
DA1
DA0
OGND
V
CCO
DB5
DB4
DB3
DB2
DB1
DB0
FEATURES
s
90MHz Conversion Rate
s
TTL Clock/Data Interface
s
0.5 Volt Analog Input Range
s
Internal ADC Reference
s
Digital I/O’s compatible with +5V or +3V logic
s
Single 5 Volt Supply
s
Dual ADC System for good channel matching
APPLICATIONS
s
Satellite Decoders
s
Multimedia
s
Communications
ORDERING INFORMATION
VP215A CG MP1S (Commercial - 28 pin plastic SO)
VP215
8
9
10
11
12
13
14
MP28
Fig.1 Pin connections - top view (wide body)
-------------------------------------------------
2
8
21
COMPA
VINA
VRM
5
6
9
VRB VRM VRT
V
CCD
V
CCA
V
CCO
ADC
DRIVER
+
6-BIT
ADC
6
LATCHES
DATA
OUTPUTS
23
24
25
26
27
28
DA0
DA1
DA2
DA3
DA4
DA5
VRB
12
VREF
OP AMPS
CLOCK
DRIVER
1
CLKIN
VRT
VINB
COMPB
VRB VRM VRT
4
11
10
3
7
+
ADC
DRIVER
6-BIT
ADC
6
LATCHES
DATA
OUTPUTS
15
16
17
18
19
20
DB0
DB1
DB2
DB3
DB4
DB5
-------------------------------------------------
DGND
AGND
OGND
22
Fig.2 System block diagram