欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL30102 参数 Datasheet PDF下载

ZL30102图片预览
型号: ZL30102
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1地层4 / 4E冗余系统时钟同步的DS1 / E1和H.110 [T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110]
分类和应用: 时钟
文件页数/大小: 50 页 / 479 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL30102的Datasheet PDF文件第2页浏览型号ZL30102的Datasheet PDF文件第3页浏览型号ZL30102的Datasheet PDF文件第4页浏览型号ZL30102的Datasheet PDF文件第5页浏览型号ZL30102的Datasheet PDF文件第6页浏览型号ZL30102的Datasheet PDF文件第7页浏览型号ZL30102的Datasheet PDF文件第8页浏览型号ZL30102的Datasheet PDF文件第9页  
ZL30102
T1/E1 Stratum 4/4E Redundant System
Clock Synchronizer for DS1/E1 and H.110
Data Sheet
Features
Synchronizes to clock-and-sync-pair to maintain
minimal phase skew between an H.110 primary
master clock and a secondary master clock
Supports Telcordia GR-1244-CORE Stratum 4 and
4E
Supports ITU-T G.823 and G.824 for 2048 kbit/s
and 1544 kbit/s interfaces
Supports ANSI T1.403 and ETSI ETS 300 011 for
ISDN primary rate interfaces
Simple hardware control interface
Manual and Automatic hitless reference switching
Accepts three input references and synchronizes
to any combination of 8 kHz, 1.544 MHz,
2.048 MHz, 8.192 MHz or 16.384 MHz inputs
Provides a range of clock outputs: 1.544 MHz,
2.048 MHz, 3.088 MHz, 6.312 MHz, 16.384 MHz
and either 4.096 MHz and 8.192 MHz or
32.768 MHz and 65.536 MHz
Provides 5 styles of 8 kHz framing pulses
Holdover frequency accuracy of 1x10
-7
Provides Lock, Holdover and selectable Out of
Range indication
Ordering Information
ZL30102QDG
64 pin TQFP
October 2004
-40°C to +85°C
Attenuates wander from 1.8 Hz
Less than 0.6 ns
pp
intrinsic jitter on all output
clocks
External master clock source: Clock Oscillator or
Crystal
Applications
Synchronization and timing control for multi-trunk
DS1/ E1 terminal systems such as DSLAMs,
Gateways and PBXs
Clock and frame pulse source for H.110 CT Bus,
ST-BUS, GCI and other time division multiplex
(TDM) buses
OSCi OSCo
Master Clock
REF0
REF1
REF2
REF2_SYNC
REF_FAIL0
REF_FAIL1
REF_FAIL2
OOR_SEL
REF_SEL1:0
State Machine
RST
Reference
Monitor
TIE
Corrector
Enable
TIE_CLR
FASTLOCK
LOCK
OUT_SEL
C2o
C4/C65o
C8/C32o
C16o
F4/F65o
F8/F32o
F16o
C1.5o
C3o
C6o
MUX
TIE
Corrector
Circuit
Virtual
Reference
DPLL
Mode
Control
E1
Synthesizer
DS1
Synthesizer
DS2
Synthesizer
Frequency
Select
MUX
IEEE
1149.1a
TRST
MODE_SEL1:0
SEC_MSTR
HMS HOLDOVER
TCK TDI
TMS TDO
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved.