ZL30109
DS1/E1 System Synchronizer with
19.44 MHz Output
Data Sheet
Features
•
•
•
•
•
Supports Telcordia GR-1244-CORE Stratum 4 and
Stratum 4E
Supports ITU-T G.823 and G.824 for 2048 kbit/s and
1544 kbit/s interfaces
Supports ANSI T1.403 and ETSI ETS 300 011 for
ISDN primary rate interfaces
Simple hardware control interface
Accepts two input references and synchronizes to
any combination of 2 kHz, 8 kHz, 1.544 MHz,
2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz
inputs
Provides a range of clock outputs: 1.544 MHz,
2.048 MHz, 16.384 MHz, 19.44 MHz and either
4.096 MHz and 8.192 MHz or 32.768 MHz and
65.536 MHz
Hitless reference switching between any
combination of valid input reference frequencies
Provides 5 styles of 8 kHz framing pulses and a
2 kHz multi-frame pulse
Holdover frequency accuracy of 1.5 x 10
-7
Lock, Holdover and selectable Out of Range
indication
Selectable loop filter bandwidth of 1.8 Hz or 922 Hz
•
Ordering Information
ZL30109QDG 64 Pin TQFP Trays, Bake & Drypack
ZL30109QDG1 64 pin TQFP* Trays, Bake & Drypack
*Pb Free Matte Tin
-40°C to +85°C
November 2005
Less than 24 ps
rms
intrinsic jitter on the
19.44 MHz output clock, compliant with OC-3 and
STM-1 jitter specifications
Less than 0.6 ns
pp
intrinsic jitter on all output
clocks
External master clock source: clock oscillator or
crystal
•
•
•
•
•
•
•
•
Applications
•
Synchronization and timing control for DSLAM,
Gateway and PBX systems that require Stratum
4/4E timing
Line Card synchronization for SDH/PDH
applications
Clock and frame pulse source for ST-BUS, GCI
and other time division multiplex (TDM) buses
•
•
OSCi OSCo
Master Clock
REF0
REF1
MUX
TIE_CLR
BW_SEL LOCK
OUT_SEL
C2o
C4/C65o
C8/C32o
C16o
F4/F65o
F8/F32o
F16o
C1.5o
C19o
F2ko
TIE
Corrector
Circuit
Virtual
Reference
DPLL
E1
Synthesizer
REF_FAIL0
REF_FAIL1
OOR_SEL
REF_SEL
Reference
Monitor
TIE
Corrector
Enable
Mode
Control
DS1
Synthesizer
Frequency
Select
MUX
SONET/SDH
Synthesizer
Feedback
State Machine
RST
IEEE
1149.1a
TRST
MODE_SEL1:0
HMS
HOLDOVER
TCK TDI
TMS TDO
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
