欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL30110LDE1 参数 Datasheet PDF下载

ZL30110LDE1图片预览
型号: ZL30110LDE1
PDF下载: 下载PDF文件 查看货源
内容描述: 电信速率转换DPLL [Telecom Rate Conversion DPLL]
分类和应用: 电信集成电路电信电路
文件页数/大小: 21 页 / 293 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL30110LDE1的Datasheet PDF文件第2页浏览型号ZL30110LDE1的Datasheet PDF文件第3页浏览型号ZL30110LDE1的Datasheet PDF文件第4页浏览型号ZL30110LDE1的Datasheet PDF文件第5页浏览型号ZL30110LDE1的Datasheet PDF文件第6页浏览型号ZL30110LDE1的Datasheet PDF文件第7页浏览型号ZL30110LDE1的Datasheet PDF文件第8页浏览型号ZL30110LDE1的Datasheet PDF文件第9页  
ZL30110
Telecom Rate Conversion DPLL
Data Sheet
Features
Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or
16.384 MHz
Provides a range of output clocks:
65.536 MHz TDM clock locked to the input
reference
General purpose 25 MHz fan-out to 6 outputs
locked to the external crystal or oscillator
General purpose 125 MHz and 66 MHz or
100 MHz locked to the external crystal or
oscillator
Ordering Information
ZL30110LDE
ZL30110LDE1
32 Pin QFN
32 Pin QFN*
Tubes Bake & Dry Pack
Tubes Bake & Dry Pack
November 2006
*Pb Free Matte Tin
-40°C to +85°C
Applications
Clock rate conversion PLL for Telecommunication
Equipment
Small/Medium Enterprise Router / Gateway
Broadband access (xPON/xDSL) CPE gateway
Provides DPLL lock and reference fail indication
Automatic free run mode on reference fail
DPLL bandwidth of 922 Hz for all rates of input
reference and 58 Hz for an 8 kHz input reference
Less than 5 psec
rms
on 25 MHz outputs, and less
than 0.6 ns
pp
intrinsic jitter on the all other outputs
Minimal input to output and output to output skew
25 MHz external master clock source: clock
oscillator or crystal
Simple hardware control interface
Description
The ZL30110 clock rate conversion digital phase-
locked loop (DPLL) provides accurate and reliable
frequency conversion.
The ZL30110 generates a range of clocks that are
either locked to the input reference or locked to the
external crystal or oscillator.
In the locked mode, the reference input is continuously
monitored for a failure condition. In the event of a
failure, the DPLL continues to provide a stable free
running clock ensuring system reliability.
REF_FAIL
LOCK
REF
Reference
Monitor
RST
State Machine
DPLL
Frequency
Synthesizer
C65o
Select MUX
OUT_SEL
OSCi
OSCo
Master
Clock
APLL
APLL
C100/66o
C125o
6 X C25o
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2006, Zarlink Semiconductor Inc. All Rights Reserved.