欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL30415GGC 参数 Datasheet PDF下载

ZL30415GGC图片预览
型号: ZL30415GGC
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH时钟倍频PLL [SONET/SDH Clock Multiplier PLL]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式时钟
文件页数/大小: 23 页 / 405 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL30415GGC的Datasheet PDF文件第2页浏览型号ZL30415GGC的Datasheet PDF文件第3页浏览型号ZL30415GGC的Datasheet PDF文件第4页浏览型号ZL30415GGC的Datasheet PDF文件第5页浏览型号ZL30415GGC的Datasheet PDF文件第6页浏览型号ZL30415GGC的Datasheet PDF文件第7页浏览型号ZL30415GGC的Datasheet PDF文件第8页浏览型号ZL30415GGC的Datasheet PDF文件第9页  
ZL30415
SONET/SDH Clock Multiplier PLL
Data Sheet
Features
Meets jitter requirements of Telcordia GR-253-
CORE for OC-12, OC-3, and OC-1 rates
Meets jitter requirements of ITU-T G.813 for STM-
4, and STM-1 rates
Provides one differential LVPECL output clock
selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz,
155.52 MHz, or 622.08 MHz
Provides a single-ended CMOS output clock at
19.44 MHz
Accepts a single-ended CMOS reference at
19.44 MHz or a differential LVDS, LVPECL, or
CML reference at 19.44 MHz or 77.76 MHz
Provides a LOCK indication
3.3 V supply
Ordering Information
ZL30415GGC
ZL30415GGF
Trays
Tape & Reel,
Bake & Drypack
ZL30415GGG2 64 Ball CABGA** Trays, Bake & Drypack
ZL30415GGF2 64 Ball CABGA** Tape & Reel,
Bake & Drypack
**Pb Free Tin/Silver/Copper
-40°C to +85°C
64 Ball CABGA
64 Ball CABGA
September 2006
Description
The ZL30415 is an analog phase-locked loop (APLL)
designed to provide jitter attenuation and rate
conversion for SDH (Synchronous Digital Hierarchy)
and SONET (Synchronous Optical Network)
networking equipment. The ZL30415 generates low
jitter output clocks that meet the jitter requirements of
Telcordia GR-253-CORE OC-12, OC-3, OC-1 rates
and ITU-T G.813 STM-4 and STM-1 rates.
The ZL30415 accepts a CMOS compatible reference
at 19.44 MHz or a differential LVDS, LVPECL, or CML
reference at 19.44 MHz or 77.76 MHz and generates a
differential LVPECL output clock selectable to
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or
622.08 MHz, and a single-ended CMOS clock at
19.44 MHz. The ZL30415 provides a lock indication.
Applications
SONET/SDH line cards
REF_SEL
LPF
FS3
FS2 FS1
C19o, C38o, C77o,
C155o, C622o,
LVPECL output
C19i
Reference
Selection
MUX
Frequency
& Phase
Detector
Loop
Filter
VCO
REFinP/N
19.44 MHz and 77.76 MHz
State
Machine
Reference
and
Bias Circuit
Frequency
Dividers
and
Clock
Drivers
OC-CLKoP/N
C19o
C19i or C77i
CML, LVDS,
LVPECL input
REF_FREQ
LOCK
BIAS
VCC
GND
VDD
C19oEN
03
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.