欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL38004 参数 Datasheet PDF下载

ZL38004图片预览
型号: ZL38004
PDF下载: 下载PDF文件 查看货源
内容描述: 专用的语音处理器,双通道编解码器 [Dedicated Voice Processor with Dual Channel Codec]
分类和应用: 解码器编解码器
文件页数/大小: 7 页 / 234 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL38004的Datasheet PDF文件第2页浏览型号ZL38004的Datasheet PDF文件第3页浏览型号ZL38004的Datasheet PDF文件第4页浏览型号ZL38004的Datasheet PDF文件第5页浏览型号ZL38004的Datasheet PDF文件第6页浏览型号ZL38004的Datasheet PDF文件第7页  
ZL38004
Dedicated Voice Processor
with Dual Channel Codec
Data Sheet
A full Design Manual is available to qualified
customers. To register, please send an email to
VoiceProcessing@Zarlink.com.
June 2006
Ordering Information
ZL38004QCG1
100 Pin LQFP
*Pb Free Matte Tin
-
40°C to +85°C
Trays, Bake &
Drypack
Features
100 MHz (200 MIPs) Zarlink voice processor with
Butterfly hardware accelerator and
breakpoint/interrupt controller
On-board Data (26 Kbytes), Instruction (24
Kbytes RAM and Boot (3 Kbytes) ROM
Dual
∆Σ
ADCs with input buffer gain selection
programmable to either 8 or 16 kHz sampling
Dual
∆Σ
DACs with output sampling of 8, 16, 44.1
and 48 kHz and internal output driver
2048 tap Filter co-processor shared across up to
16 separate functions in 128 tap increments
Dual function Inter-IC Sound (I
2
S) or Secondary
TDM port
Primary PCM port supports TDM (ST BUS, GCI or
McBSP framing) or SSI modes at bit rates of 128,
256, 512, 1024, 2048, 4096, 8192 or 16384 Kb/sec
Separate slave (microcontroller) and master
(Flash) SPI ports, maximum clock rate = 25 MHz
Watchdog and 2 auxiliary timers
11 General Purpose Input/Output (GPIO) pins
General purpose UART port
Bootloadable for future Zarlink software upgrades
External oscillator or crystal/ceramic resonator
1.2 V Core; 3.3 V IO with 5 V-tolerant inputs
IEEE-1149.1 compatible JTAG port
Buffer
CODEC[0]
ADC
DAC
Driver
Buffer
ADC
DAC
Driver
5
/
IRQ
IRQ
IRQ
IRQ[15:0]
100 MHz MCLK
Interrupt
Controller
DSP
Core
Instruction
RAM
24K
Bytes
3K
Bytes
Data RAM
Boot
ROM
APLL
OSCo
OSC
OSCi
PCM_CLKi
PCM P0
Clock
Chain
PCM_LBCi
JTAG
5
/
CODEC[1]
Timing
Generator
IRQ
IRQ
CODEC[1:0]
Device Clocks
ButterFly
Hardware
Accelerator
27K
Bytes
Master
SPI
Slave
SPI
UART
GPIO
5
/
IRQ
PCM P0
IRQ
IRQ
IRQ
APLL
MCLK
4
/
Watchdog
AUX Timer1
AUX Timer2
IRQ
IRQ
5
/
IRQ
2
/
11
/
I
2
S
PCM P1
Filter
Co-processor
IRQ
Figure 1 - Functional Block Diagram
3
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2006, Zarlink Semiconductor Inc. All Rights Reserved.