ZL49010/11, ZL49020/21, ZL49030/31
Wide Dynamic Range DTMF Receiver
Data Sheet
Features
•
•
•
•
•
•
•
•
•
Wide dynamic range (50 dB) DTMF Receiver
Call progress (CP) detection via cadence
indication
4-bit synchronous serial data output
Software controlled guard time for ZL490x0
Internal guard time circuitry for ZL490x1
Powerdown option (ZL4901x & ZL4903x)
3.579 MHz crystal or ceramic resonator (ZL4903x
and ZL4902x)
External clock input (ZL4901x)
Guarantees non-detection of spurious tones
Ordering Information
ZL49010/11DAA
ZL49020/21DAA
ZL49030/31DCA
ZL49030/31DCB
ZL49030/31DDA
ZL49030/31DDB
ZL49010/11DAA1
ZL49020/21DAA1
ZL49030/31DCE1
ZL49030/31DCF1
Tubes
Tubes
Tubes
Tape & Reel
Tubes
Tape & Reel
Tubes
Tubes
Tubes, Bake & Drypack
Tape & Reel,
Bake & Drypack
ZL49030/31DDE1 20 Pin SSOP* Tubes, Bake & Drypack
ZL49030/31DDF1 20 Pin SSOP* Tubes, Bake & Drypack
*Pb Free Matte Tin
-40°C to +85°C
8 Pin PDIP
8 Pin PDIP
18 Pin SOIC
18 Pin SOIC
20 Pin SSOP
20 Pin SSOP
8 Pin PDIP*
8 Pin PDIP*
18 Pin SOIC*
18 Pin SOIC*
February 2007
Applications
•
•
•
Integrated telephone answering machine
End-to-end signalling
Fax Machines
Description
The ZL490xx is a family of high performance DTMF
receivers which decode all 16 tone pairs into a 4-bit
binary code. These devices incorporate an AGC for
wide dynamic range and are suitable for end-to-end
signalling. The ZL490x0 provides an early steering
(ESt) logic output to indicate the detection of a DTMF
signal and requires external software guard time to
validate the DTMF digit. The ZL490x1, with preset
internal guard times, uses a delay steering (DStD)
logic output to indicate the detection of a valid DTMF
digit. The 4-bit DTMF binary digit can be clocked out
synchronously at the serial data (SD) output. The SD
pin is multiplexed with call progress detector output. In
the presence of supervisory tones, the call progress
detector circuit indicates the cadence (i.e., envelope)
of the tone burst. The cadence information can then be
processed by an external microcontroller to identify
PWDN
VDD
VSS
1
Voltage
Bias Circuit
Steering
Circuit
High
Group
Filter
Anti-
alias
Filter
Dial
Tone
Filter
Low
Group
Filter
Digital
Detector
Algorithm
Code
Converter
and
Latch
Digital
Guard
Time
3
Parallel to
Serial
Converter
& Latch
ESt
or
DStD
ACK
AGC
Mux
SD
OSC2
OSC1
(CLK)
2
Oscillator
and
Clock
Circuit
To All Chip Clocks
Energy
Detection
1.
ZL49010/1 and ZL49030/1 only.
2.
ZL49020/1 and ZL49030/1 only.
3.
ZL490x1 only.
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2007, Zarlink Semiconductor Inc. All Rights Reserved.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
