欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL50022 参数 Datasheet PDF下载

ZL50022图片预览
型号: ZL50022
PDF下载: 下载PDF文件 查看货源
内容描述: 增强型4K的数字开关与地层4E DPLL [Enhanced 4 K Digital Switch with Stratum 4E DPLL]
分类和应用: 开关
文件页数/大小: 121 页 / 931 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL50022的Datasheet PDF文件第2页浏览型号ZL50022的Datasheet PDF文件第3页浏览型号ZL50022的Datasheet PDF文件第4页浏览型号ZL50022的Datasheet PDF文件第5页浏览型号ZL50022的Datasheet PDF文件第6页浏览型号ZL50022的Datasheet PDF文件第7页浏览型号ZL50022的Datasheet PDF文件第8页浏览型号ZL50022的Datasheet PDF文件第9页  
ZL50022
Enhanced 4 K Digital Switch with
Stratum 4E DPLL
Data Sheet
Features
4096 channel x 4096 channel non-blocking digital
Time Division Multiplex (TDM) switch at
8.192 Mbps and 16.384 Mbps or using a
combination of ports running at 2.048, 4.096,
8.192 and 16.384 Mbps
32 serial TDM input, 32 serial TDM output
streams
Integrated Digital Phase-Locked Loop (DPLL)
exceeds Telcordia GR-1244-CORE Stratum 4E
specifications
Output clocks have less than 1 ns of jitter (except
for the 1.544 MHz output)
DPLL provides holdover, freerun and jitter
attenuation features with four independent
reference source inputs
Ordering Information
ZL50022GAC
256 Ball PBGA
ZL50022QCC
256 Lead LQFP
ZL50022QCG1
256 Lead LQFP*
ZL50022GAG2
256 Ball PBGA**
November 2006
*Pb Free Matte Tin
**Pb Free Tin/Silver/Copper
-40°C to +85°C
Trays
Trays
Trays Bake &
Drypack
Trays, Bake &
Drypack
Exceptional input clock cycle to cycle variation
tolerance (20 ns for all rates)
Output streams can be configured as bi-
directional for connection to backplanes
Per-stream input and output data rate conversion
selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps
or 16.384 Mbps. Input and output data rates can
differ
V
SS
RESET
ODE
V
DD_CORE
V
DD_IO
V
DD_COREA
V
DD_IOA
STi[31:0]
FPi
CKi
MODE_4M0
MODE_4M1
REF0
REF1
REF2
REF3
REF_FAIL0
REF_FAIL1
REF_FAIL2
REF_FAIL3
S/P Converter
Data Memory
P/S Converter
STio[31:0]
Input Timing
Connection Memory
Output HiZ
Control
STOHZ[15:0]
DPLL
Output Timing
FPo[3:0]
CKo[5:0]
FPo_OFF[2:0]
OSC_EN
OSC
Internal Registers &
Microprocessor Interface
Test Port
TDi
OSCo
DS_RD
R/W_WR
Figure 1 - ZL50022 Functional Block Diagram
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.
MOT_INTEL
DTA_RDY
D[15:0]
A[13:0]
OSCi
TRST
TMS
TCK
TDo
IRQ
CS