Z86C95 DSP
CPS DC-4067-13
AC CHARACTERISTICS
External I/O or Memory Read and Write; DSR/DSW; WAIT Timing Table
T
A
= 0
°
C to +70
°
C
40 MHz**
33 MHz
Min
Max
Min
Max
8
15
75
10
0
60
35
40
0
20
16
10
12
12
12
90
20
10
15
15
30
30
40
30
40
30
5
15
20
5
15
20
20
10
15
15
35
35
45
35
45
35
5
15
25
0
25
16
12
12
12
12
115
40
22
35
30
40
40
50
45
50
45
15
0
65
40
45
0
40
30
26
30
34
34
160
15
20
96
28
0
100
65
80
No
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
19
20
21
22
23
24
25
26
27
28
29
30
Sym
TdA(AS)
TdAS(A)
TdAS(DI)
TwAS
TdAZ(DSR)
TwDSR
TwDSW
TdDSR(DI)
ThDSR(DI)
TdDS(A)
TdDS(AS)
TdR/W(AS)
TdDS(R/W)
TdDO(DSW)
ThDSW(DO)
TdA(DI)
TdAS(DSR)
TdDM(AS)
TdDS(DM)
ThDS(A)
TdXT(SCR)
TdXT(SCF)
TdXT(DSRF)
TdXT(DSRR)
TdXT(DSWF)
TdXT(DSWF)
TsW(XT)
ThW(XT)
TwW
Parameter
Address Valid To /AS Rise Delay
/AS Rise To Address Hold Time
/AS Rise Data In Req’d Valid Delay
/AS Low Width
Address Float To /DS Fall (Read)
/DS (Read) Low Width
/DS (Write) Low Width
/DS Fall (Read) To Data Req'd Valid Delay
/DS Rise (Read) to Data In Hold Time
/DS Rise To Address Active Delay
/DS Rise To /AS Delay
R/W To Valid /AS Rise Delay
/DS Rise To R/W Not Valid Delay
Data Out To /DS Fall (Write) Delay
/DS Rise (Write) To Data Out Hold Time
Address Valid To Data Req’d Valid Delay
/AS Rise To /DS Fall (Read) Delay
/DM Valid To /AS Rise Delay
/DS Rise To /DM Valid Delay
/DS Rise To Address Valid Hold Time
XTAL Falling to SCLK Rising
XTAL Falling to SCLK Falling
XTAL Falling to/DS Read Falling
XTAL Falling to /DS Read Rising
XTAL Falling to /DS Write Falling
XTAL Falling to /DS Write Rising
Wait Set-up Time
Wait Hold Time
Wait Width (One Wait Time)
24 MHz
Min
Max
22
25
130
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes:
When using extended memory timing add 2 TpC.
Timing numbers given are for minimum TpC.
** Preliminary values, to be characterized.
11
ZILOG [ ZILOG, INC. ]
